K.R, G. et al. 2018. Performance analysis of VLSI floor planning based on artificial bee colony algorithm. International Journal of Engineering and Technology. 7, 2.33 (Jun. 2018), 755–758. DOI:https://doi.org/10.14419/ijet.v7i2.33.15490.