(1)
Siva Kumar, M.; Syed Shameem, S.; Raghu Sai, M.; Nikhil, D.; Kartheek, P.; Hari Kishore, K. Efficient and Low Latency Turbo Encoder Design Using Verilog-Hdl.
IJET
2017
,
7
(1.5), 37-41.
https://doi.org/10.14419/ijet.v7i1.5.9119
.