(1)
Imocha Singh, N.; V. Joshi, P. A Brief Review for Semiconductor Memory Testing Based on BIST Techniques.
IJET
2018
,
7
(3.1), 98-100.
https://doi.org/10.14419/ijet.v7i3.1.16807
.