(1)
Ragavendran, U.; Ramachandran, M.; ., . Low Power and Low Area Junction-Less Tunnel FET Design.
IJET
2018
,
7
(3.1), 155-157.
https://doi.org/10.14419/ijet.v7i3.1.17076
.