(1)
Owusu-Ansah Antwi, A.; Ryoo, K. Hardware Design of AES Core With High Throughput and Low Area.
IJET
2018
,
7
(3.24), 258-263.
https://doi.org/10.14419/ijet.v7i3.24.22659
.