(1)
Dutta, U.; K. Soni, M.; Pattanaik, M. Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications.
IJET
2018
,
7
(4), 2263-2270.
https://doi.org/10.14419/ijet.v7i4.12352
.