A. Jyotsna, K., Satish Kumar, P., K. Madhavi, B., & Swaroopa, I. (2018). Implementation of 16 Bit SAR ADC in CMOS and sub threshold cml techniques. International Journal of Engineering and Technology, 7(2.12), 257-260. https://doi.org/10.14419/ijet.v7i2.12.11298