Ragavendran, U., Ramachandran, M., & ., . (2018). Low Power and Low Area Junction-less Tunnel FET Design. International Journal of Engineering and Technology, 7(3.1), 155-157. https://doi.org/10.14419/ijet.v7i3.1.17076