TOLENTINO, L. K., PADILLA, M. V., & SERFA JUAN, R. (2018). FPGA-based redundancy bits reduction algorithm using the enhanced error detection correction code. International Journal of Engineering and Technology, 7(3), 1008-1013. https://doi.org/10.14419/ijet.v7i3.12681