Dutta, U., K. Soni, M., & Pattanaik, M. (2018). Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications. International Journal of Engineering and Technology, 7(4), 2263-2270. https://doi.org/10.14419/ijet.v7i4.12352