Maria Dominic Savio, M, Anudeep Bonasu, Sanjeevan Goswami, and K N S Reshma. 2018. “Low Power Clock Gated Delay Buffers”. International Journal of Engineering and Technology 7 (3.34): 882-84. https://doi.org/10.14419/ijet.v7i3.34.19581.