M S, Harish M S, and Jayadevappa D. 2018. “Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog”. International Journal of Engineering and Technology 7 (4.36): 373-82. https://doi.org/10.14419/ijet.v7i4.36.23810.