Gupta, R., Pandey, A. and K.Baghel, R. (2018) “Efficient design of chaos based 4 bit true random number generator on FPGA”, International Journal of Engineering and Technology, 7(3), pp. 1783–1785. doi:10.14419/ijet.v7i3.16586.