Maria Dominic Savio, M. (2018) “Low Power Clock Gated Delay Buffers”, International Journal of Engineering and Technology, 7(3.34), pp. 882–884. doi:10.14419/ijet.v7i3.34.19581.