R. Karthick and M. Sundararajan, “A novel 3-D-IC test architecture-a review”, IJET, vol. 7, no. 1.1, pp. 582–586, Dec. 2017, doi: 10.14419/ijet.v7i1.1.10228.