[1]
T. Vasudeva Reddy and D. B.K. Madhavi, “Design of high performance, low power sub thresholds ram using source coupled logic for implantable applications”.,
IJET
, vol. 7, no. 2.12, pp. 205–209, Apr. 2018,
doi: 10.14419/ijet.v7i2.12.11280.