[1]
A. Jyothi Banu, D. G.Kavya, and D. Jahnavi, “Design of Dual Stage 180nm CMOS High Gain Low Noise Amplifier for 5G Applications”,
IJET
, vol. 7, no. 4.6, pp. 573–576, Sep. 2018,
doi: 10.14419/ijet.v7i4.6.28932.