Noorbasha, Fazal, et al. “A VLSI Implementation of Train Collision Avoidance System Using Verilog HDL”. International Journal of Engineering and Technology, vol. 7, no. 2.8, Mar. 2018, pp. 386-91, https://doi.org/10.14419/ijet.v7i2.8.10468.