K.R, GokulAnand, et al. “Performance Analysis of VLSI Floor Planning Based on Artificial Bee Colony Algorithm”. International Journal of Engineering and Technology, vol. 7, no. 2.33, June 2018, pp. 755-8, https://doi.org/10.14419/ijet.v7i2.33.15490.