TOLENTINO, Lean Karlo, et al. “FPGA-Based Redundancy Bits Reduction Algorithm Using the Enhanced Error Detection Correction Code”. International Journal of Engineering and Technology, vol. 7, no. 3, June 2018, pp. 1008-13, https://doi.org/10.14419/ijet.v7i3.12681.