Maria Dominic Savio, M, et al. “Low Power Clock Gated Delay Buffers”. International Journal of Engineering and Technology, vol. 7, no. 3.34, Sept. 2018, pp. 882-4, https://doi.org/10.14419/ijet.v7i3.34.19581.