M S, Harish M S, and Jayadevappa D. “Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog”. International Journal of Engineering and Technology, vol. 7, no. 4.36, Dec. 2018, pp. 373-82, https://doi.org/10.14419/ijet.v7i4.36.23810.