K.R, GokulAnand, Rajalakshmi N.R, Saravanan K, and Venkatachalam K. “Performance Analysis of VLSI Floor Planning Based on Artificial Bee Colony Algorithm”. International Journal of Engineering and Technology 7, no. 2.33 (June 8, 2018): 755–758. Accessed April 28, 2025. https://sciencepubco.com/index.php/IJET/article/view/15490.