



# Linear convolution using UT Vedic multiplier

K Hari Kishore, Fazal Noorbasha, Katta Sandeep\*, D. N. V. Bhupesh, SK. Khadar Imran, K. Sowmya

VLSI Research Group, Department of ECE, Koneru Lakshmaiah Education Foundation,  
Vaddeswaram, Guntur, Andhra Pradesh, India 522502

\*Corresponding Author E-mail: sandeepkatta333@gmail.com

## Abstract

Linear Convolution is one of the elemental operations of Signal processing systems and is used by some Multiplication Algorithms. In our project we perform Linear Convolution using ancient Multiplication Algorithm called Urdhva Triyagbhyam (UT) which is one among the 16 sutras in Vedic mathematics. This provides best results in speed when compared to other multipliers. Urdhva Triyagbhyam technique is used to increase the timing performance of the design. Our aim is to design 8 bit convolution using UT. The synthesis and simulation is done by using XILINX ISE Design.

**Keywords:** Vedic Multiplier, Urdhva Triyagbhyam, Linear Convolution, Signal Processing.

## 1. Introduction

The Vedic Mathematics is the name given to the old arrangement of Indian Mathematics. There are nearly 16 sutras in vedic multiplying technique. For instance, 'Vertically and Crosswise' or 'Urdhva Triyagbhyam (UT)' is one of these Sutras. All these antiquated Vedic duplications influences our brain to work normally to and it is an extraordinary help for everybody keeping in mind the end goal to get arrangement in a fitting strategy.

Maybe cognizance is the most striking component of the Vedic framework. Rather than a hotch-potch of random strategies the entire framework is incredibly interrelated and brought together augmentation. For instance, it is anything but difficult to make one line divisions and squaring the techniques should likewise be possible in one line. What's more, these are for the most part straightforward. This extraordinary nature is exceptionally fulfilling, it makes figuring's simple and it empowers development.

In the Vedic arithmetic the most troublesome issues can be understood quickly by the Vedic duplication calculations. These striking strategies are only a piece of a total arrangement of Arithmetic which is significantly more efficient than the cutting edge framework Vedic Multiplication calculations shows the intelligible and its one of a kind structure. All these strategies are reciprocal, immediate and simple.

The straightforwardness of antiquated Vedic Mathematics is that the computations can be completed rationally (however the strategies can likewise be composed down). There are numerous geniuses in utilizing an adaptable, mental framework. Understudies can utilize their own particular strategies they are not restricted to a solitary strategy. This prompts more inventive, fascinating and clever musings. Mischances happening can be definitely decreased, bringing about a significantly more secure driving background.

Enthusiasm for the antiquated Vedic framework is developing broadly in instruction where arithmetic instructors are longing for

better arrangements. Examination is being done in numerous regions including the impacts of learning Vedic Mathematics on kids, growing new, effective are looking however simple uses of the Vedic Sutras in geometry, analytics, figuring and so on.

But the truly excellence and viability of vedic arithmetic can't be completely appreciated without really practicing the system. One would then be able to see that it is maybe the most refined and proficient scientific framework conceivable.

## 2. Convolution

This is a scientific operation on two functions to deliver a third function, which is normally seen as an adjusted variant of one among the first functions, giving the basic of the point wise repetition of the two functions as an attribute of the adding that one of the 1<sup>st</sup> function is translated.

This is same as cross-relationship. For discrete genuine esteemed signs, they contrast just in a period inversion in one of the signs. For constant flags, the cross-relationship administrator is the ad joint administrator of the convolution administrator.

It can be characterized for capacities for occurrence, intermittent capacities, for example, the discrete-time Fourier change, can be distinguish on a circle and multiplied by occasional convolution.

A discrete convolution can be portrayed for limits on the plan of entire numbers. Hypotheses of convolution have applications in the field of numerical examination and numerical direct factor based math, and in the arrangement and execution of restricted inspiration response diverts in signal handling

Registering the opposite of the convolution operation is known as de-convolution.

The convolution of f and g is composed f\*g, utilizing a reference mark or star. It is characterized as the basic of the result of the two functions after one is turned around and moved. In that function, it is a specific sort of essential change

$$[f * g](t) \equiv \int_0^t f(\tau) g(t - \tau) d\tau,$$




Fig. 2.0: Convolution of two sequences

### 3. Rdhva Triyagbhyam

Operations of UT for n=2, n=3, n=4 bits:




Fig. 3.1: Operation of 2\*2 multiplications 1 Operation of 2\*2 multiplication using UT




Fig. 3.2: Operation of 3\*3 multiplication UT




Fig. 3.3: Operation of 4\*4 multiplication

### 4. Properties of Convolution

We will call  $l(t)$  and  $m(t)$  as capacities (since that is the thing that they are). It can be connected to any two elements of a similar

variable, for different purposes other than knowing the yield of a framework for a given info.

Commutative Property:

You can trade functions:  
 $l * m = m * l$

Associative Property:

You can chain convolutions with no particular request:  
 $f * (l * m) = (f * l) * m$

Distributive Property:

The convolution of a total is the same as the total of convolutions:  
 $m * (l + f) = m * l + m * f$

Scaling Property:

A consistent increased at any phase of the convolution will give a similar outcome:  
 $\alpha(l * m) = (\alpha l) * m = l * (\alpha m)$

Identity Property:

The delta (motivation) is to the convolution as 1 is to the augmentation. Convolution with the delta restores the first function:  
 $m * \delta = m$

Complex Property Conjugation:

The conjugate of the convolution is the same as the convolution of the conjugates:  
 $(l * m)^* = s^* * h^*$

Integration Property:

The basic of the convolution is the result of the integrals of each function:  
 $\int (l * m)(t) dt = (\int l(t) dt) (\int m(t) dt)$

Differentiation Property:

The subordinate of the convolution is the same as the convolution of a capacity with the subsidiary of the other:  
 $dl * m dt = dldt * m = l * dmdt$

### 5. Convolution using Urdhva Triyagbhyam Multiplier

Direct convolution of two successions can be computed by utilizing 4-bit UT multiplier in such a condition, to the point that particular info digits in the arrangement is 4-bit and it gives convolution yield of arrangement sees digits size changing from 8 to 10 bits. Convolution using Vedic multiplier is appeared in Fig. Here total number of two deferrals is placed amidst information and yield so inertness of the system is diminished to two as opposed to five in the past case.




Fig. 5.0: Convolution using Vedic-multiplier

Explanation about the Circuit Diagram:

- In the above block diagram, we have three main parts 4 bit UT multiplier, 8 bit Ripple carry adder and 9 bit Ripple carry adder.
- For 8 bit multiplier we have 64 multipliers and 49 adders.
- Multipliers do the multiplication process then add by the adders in order to process the convolution process.

### 6. Experimental Results




Fig 6.1: For n=4 bits

By extending the same application for n= 8 bits, the results are as follows:




Fig. 6.2: For n=8 bits




Fig. 6.3: Power Analysis for n=8 bits

Table1 : Delay-Power Comparison

Parameter	Convolution with normal multiplier (n=8 bits)	Convolution with UT multiplier (n= 8 bits)
Propagation Delay	48.57nss	22.306ns
Power	97mW	81mW

By using UT technique we have reduced the propagation delay and power consumption.

## 7. Conclusion

This work generally connected with to display a system for figuring the immediate convolution using Vedic counts which is simple to learn and apply. This system is showed up as a strategy for fast handling convolution total and simulating both their last and widely appealing solutions from pictorial convolution. Fastness of the linear convolution extended by using Vedic UT multiplier. From the fundamental mix examination unmistakably the expansion delay of convolution utilizing UT multiplier has reduced to 23% than convolution with normal multiplier. Using Vertical and Crosswise multiplier gives an unrivaled output when compared to convolution with normal multiplier. Mean number of concede segments used for convolution utilizing UT multiplier is 78.53% less when compared to convolution using normal multiplier.

## References

- [1] Surabhi Jain, SandeepSaini, "High speed convolution and deconvolution algorithm (Based on Ancient Indian VedicMathematics)", IEEE Conf. on. Comm. and Signal Processing (ICCS), 2014.
- [2] Kanhe, Aniruddha, Shishir Kumar Das, and Ankit Kumar Singh. "Design and implementation of low power multiplier using vedic multiplication technique." *International Journal of Computer Science and Communication* 3, no. 1, pp.131-132, 2012.
- [3] M. Padmaja , A. Saida, Anuradha Shankar , Arjun Singh " Design and Implementation of High Speed and Low Power Multiplier using Urdhva Tiryakbhyam Sutra "In *International Journal of Engineering Research & Technology (IJERT)*, Vol. 3 Issue 3, March 2014.
- [4] Nikhil Mistri, Prof. S. B. Somani, "Design and Deployment of Vedic Multiplier using Vedic Mathematics- A review", *NCRTETIT* 2016.
- [5] Premananda B.S.,Samarth S. Pai, Shashank B, Shashank S.Bhat," Design and implementation of 8-Bit Vedic Multiplier,"*IJAREEIE*, Volume. 2, Issue 12, December 2013.
- [6] Dr. Seetaiah Kilaru, Hari Kishore K, Sravani T, Anvesh Chowdary L, Balaji T "Review and Analysis of Promising Technologies with Respect to fifth Generation Networks", 2014 First International Conference on Networks & Soft Computing, ISSN:978-1-4799-3486-7/14,pp.270-273, August 2014.
- [7] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs" *Journal of Engineering and Applied Sciences*, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.
- [8] P Bala Gopal, K Hari Kishore, R.R Kalyan Venkatesh, P Harinath Mandalapu "An FPGA Implementation of On Chip UART Testing with BIST Techniques", *International Journal of Applied Engineering Research*, ISSN 0973-4562, Volume 10, Number 14 , pp. 34047-34051, August 2015
- [9] A Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process" *Journal of Engineering and Applied Sciences*, ISSN No: 1816-949X, Vol No.11, Issue No.12, page: 2643-2650, December 2016.
- [10] Mahesh Mudavath, K Hari Kishore, D Venkat Reddy "Design of CMOS RF Front-End of Low Noise Amplifier for LTE System Applications Integrating FPGAs" *Asian Journal of Information Technology*, ISSN No: 1682-3915, Vol No.15, Issue No.20, page: 4040-4047, December 2016.
- [11] N Bala Dastagiri, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs" *Indian Journal of Science and Technology*, ISSN No: 0974-6846, Vol No.9, Issue No.43, Page: 1-6, November 2016.
- [12] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm" *Indian Journal of Science and Technology*, ISSN No: 0974-6846, Vol No.9, Issue No.47, page: 1-4, December 2016.
- [13] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs" *Journal of Engineering and Applied Sciences*, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.
- [14] N Bala Dastagiri, K Hari Kishore "Analysis of Low Power Low Kickback Noise in Dynamic Comparators in Pacemakers" *Indian Journal of Science and Technology*, ISSN No: 0974-6846, Vol No.9, Issue No.44, page: 1-4, November 2016.
- [15] P Ramakrishna, K. Hari Kishore, "Design of Low Power 10GS/s 6-Bit DAC using CMOS Technology " *International Journal of Engineering and Technology* , ISSN No: 2227-524X, Vol No: 7, Issue No: 1.5, Page No: 226-229, January 2018.
- [16] A Murali, K. Hari Kishore, "Efficient and High Speed Key Independent AES Based Authenticated Encryption Architecture using FPGAs " *International Journal of Engineering and Technology*, ISSN No: 2227-524X, Vol No: 7, Issue No: 1.5, Page No: 230-233, January 2018.
- [17] Y Avinash, K Hari Kishore "Designing Asynchronous FIFO for Low Power DFT Implementation" *International Journal of Pure and Applied Mathematics*, ISSN No: 1314-3395, Vol No: 115, Issue No: 8, Page No: 561-566, September 2017.
- [18] G.S.Spandana, K Hari Kishore "A Contemporary Approach For Fault Diagnosis In Testable Reversible Circuits By Employing The Cnt Gate Library" *International Journal of Pure and Applied Mathematics*, ISSN No: 1314-3395, Vol No: 115, Issue No: 7, Page No: 537-542, September 2017.
- [19] K.Hari Kishore, P. Sri Vidhya, A. Bhavana, O. Venkata Krishna " Comparison of Power Dissipation of ALU by using Different Technologies" *International Journal of Pure and Applied Mathematics*, ISSN No: 1314-3395, Vol No: 115, Issue No: 7, Page No: 399-403, September 2017.
- [20] Avinash Yadlapati, Dr. Hari Kishore Kakarla, "An Advanced AXI Protocol Verification using Verilog HDL", *Wulfenia Journal*, ISSN: 1561-882X, Volume 22, No: 4, pp. 307-314, April 2015.
- [21] S.V.Manikanthan and K.Baskaran "Low Cost VLSI Design Implementation of Sorting Network for ACSFD in Wireless Sensor Network", *CiiT International Journal of Programmable Device Circuits and Systems*, Print: ISSN 0974 – 973X & Online: ISSN 0974 – 9624, Issue : November 2011, PDCS112011008.
- [22] S.V.Manikanthan and D.Sugandhi "Interference Alignment Techniques For Mimo Multicell Based On Relay Interference Broadcast Channel " *International Journal of Emerging Technology in Computer Science & Electronics (IJETCSE)* ISSN: 0976-1353 Volume- 7 ,Issue 1 –MARCH 2014.
- [23] T.Padmapiya, Ms. N. Dhivya, Ms U. Udhayamathi, "Minimizing Communication Cost In Wireless Sensor Networks To Avoid Packet Retransmission", *International Innovative Research Journal of Engineering and Technology*, Vol. 2, Special Issue, pp. 38-42.