

Neural network controller based sequential switch cascaded H-bridge multilevel inverter

M Ramya^{1*}, P Usha Rani², G.Ganesan @ Subramanian³, K.Ramash Kumar⁴

¹Assistant Professor, E.G.S. Pillay Engineering College, Nagapattinam, Tamilnadu, India

²Professor, R..M.D. Engineering College, Thiruvallur, Tamilnadu, India

³Assistant Professor, E.G.S. Pillay Engineering College, Nagapattinam, Tamilnadu, India

⁴Professor, Karpagam College of Engineering, Coimbatore, Tamilnadu, India

*Corresponding Author Email: ramyaegsp.eee@gmail.com

Abstract

This paper presents a novel cascaded multilevel inverter structure with reduced devices. This structure is termed as sequential switch cascaded multilevel inverter. The basic asymmetrical hybrid circuit is described and is capable of generating 17 voltage levels. The various modes of deriving 17 levels are explained and the proposed topology is compared with existing topologies in various aspects. Neural network controller can be used to generate the gating pulses. The algorithm can be trained online by using back propagation algorithm and also an algorithm to determine the number of levels, maximum voltage ratings and power loss is explained. The simulation can be done by MATLAB Simulink.

1. Introduction

The scope of multilevel inverters has received more attention because of their high power handling capacity and they can be successfully implemented in medium and high power applications. Recently multilevel inverters are popular in most of power electronic applications due to its high power handling ability, modularity, and superior harmonic characteristics. An array of power semiconductor devices and dc voltage sources are used to generate stepped voltages. Also they are capable of producing output with high quality, reduced harmonics and switching losses. Among three basic types of multilevel inverter namely diode clamped, flying capacitor (FC), cascaded H-Bridge (CHB), the CHB topology uses reduced number of power switches. And to produce high voltage levels two switching configuration are used. They are termed as symmetrical and asymmetrical configuration. In asymmetrical switching by properly introducing the dc voltage proportions successfully the number of components can be reduced with increase in output voltage level. Asymmetrical cascaded MLI with trinary dc sources produce high number of levels than binary switching. Currently researchers concentrating on developing new structures of cascaded multilevel inverter to reduce number of power components [1]-[3]. The basic symmetrical topology presented in [4] requires $(2X+1)$ output levels for X number of H-Bridges.

The major drawback of this symmetrical structure is its increased number of components for higher levels as it uses same dc voltages for all H-Bridges. A new symmetrical multilevel inverter has been presented in [5] that use single and double source sub multilevel units. The series and parallel combinations of switches reduce the total conducting switches in each level.

An asymmetrical configuration with series/parallel conversion of sources presented in [6]. This topology is implemented with multi output boost converter. The drawback is when number of level increases the variety of dc sources increases. In article [7]

asymmetrical cascaded H-Bridge with different switching frequency for different H-Bridges has been presented. The capacitor voltage balancing technique is also discussed but increases the voltage stress on each conducting switch. Modular Multilevel Converter (MMC) configuration presented in [8],[9] can be easily extended to higher levels but it requires large number of switches. And also neutral point clamped (NPC) technique introduced in 1981 uses series connected capacitors at the input side. The main problem is capacitor voltage balancing [10],[11].

Various algorithms in determining values of sources have been presented in [12]. A trinary based algorithm is presented in [13] that needs minimum components and also many structures were developed to reduce number of switches, driver units, dc sources, maximum voltage rating. In [14]-[16] fundamental structure have been developed but number of switches and voltage rating of switches are high. A new topology is presented in [17] and three algorithms have been explained that reduces the number of components used. But here the variety of dc sources increases. A fundamental topology based on developed H-Bridges presented in literature [18] use unidirectional switches and also an algorithm to determine voltage rating, number of sources to analyze cost of the inverter is presented. An asymmetric topology with less number of main switches has been presented with concentration on THD reduction [19],[20]. In asymmetric switching with binary hybrid multilevel inverter produces higher number of levels than symmetric type [21].

In this paper a fundamental topology of multilevel inverter structure which uses reduced number of switches, dc sources. The basic unit is capable of generating seventeen voltage levels and this structure can be extended to higher number of levels.

The Insulated Gate Bipolar Junction Transistor (IGBT) with antiparallel diode combination is used as switch. This sequential switch cascaded multilevel topology is compared with existing topologies presented in literature [10]-[18] in various aspects such as maximum blocking voltage, number of dc sources and number of IGBTs. The performance of the inverter is checked with

MATLAB Simulation. Asymmetrical MLI, Interline Dynamic voltage restorer are discussed in [33-37]. Dc-dc converters using controllers [22-32].

2. Proposed Sequential Switch Cascaded Multilevel Inverter

Fig. 1 shows the basic sequential switch cascaded multilevel inverter (SSCMLI). It consists of six unidirectional switches (S_{u1} , S_{u2} , S_{u3} , S_{u4} , S_{un} , S_{um}) and two bidirectional switches (S_{b1} , S_{b2}), four dc sources (V_{d1} , V_{d2}) connected with load. Two dc sources in same leg has same value. The insulated Gate Bipolar Junction Transistor (IGBT) with antiparallel diode is used as switch. The fundamental unit can be extended to higher number of levels by increasing the number of bidirectional switches in each leg




Fig. 1: Proposed basic sequential switch cascaded MLI

The basic unit is capable of generating 17 levels. The various modes of operation for generating all voltage levels is given in fig 2(a)- fig 2(q). During mode-I the conducting switches are S_{un} , S_{u1} and S_{b1} . Here the subscript 'u' represents the corresponding switch unidirectional and 'b' represents bidirectional switch. The output voltage at the end of mode-I is $V_0 = V_{d1}$. The switches S_{un} , S_{u3} and S_{b2} conducts, $V_0 = V_{d2}$ during mode-II. In mode-III, the switches S_{un} , S_{u1} and S_{u2} are conducting and output voltage is $V_0 = 2V_{d1}$. when the switches S_{un} , S_{u3} and S_{u4} are conducting the output voltage is $V_0 = 2V_{d2}$. During mode-V, the switches S_{un} , S_{b1} and S_{b2} are conducting, $V_0 = (V_{d1} + V_{d2})$. In mode -VI, the switches S_{u1} , S_{un} and S_{b2} are turned on to give output voltage $V_0 = (2V_{d1} + V_{d2})$.

During mode VII the switches S_{b1} , S_{u4} and S_{un} are conducting and voltage across load is $V_0 = (V_{d1} + 2V_{d2})$. During mode VIII the conducting IGBTs are S_{u1} , S_{u4} and $V_0 = (2V_{d1} + 2V_{d2})$. From mode-I to mode-VIII, the output levels are positive and from mode-IX to mode-XVII the output levels are negative. In order to avoid short circuit the switches in the same leg cannot be turned on at the same time. Thus the switches S_{u1} and S_{u3} should not be turned on at the same time. Similarly the closing of switches S_{u4} and S_{u2} at the same time should be avoided and also the simultaneous turn on S_{un} and S_{um} must be avoided. In order to get maximum levels in the output unequal dc voltages are chosen such that the dc sources in the same leg are same but different legs are different. The basic proposed unit can be connected in m number of series connected units to generate more number of levels. For example the value of series connected basic unit is taken as two it is possible to extract 81 levels in the output.




Fig. 2(a): Mode-I ($V_0 = V_{d1}$)




Fig. 2(b): Mode-II ($V_0 = V_{d2}$)




Fig. 2(c): Mode-III ($V_0 = 2V_{d1}$)




Fig. 2(d): Mode-IV ($V_0 = 2V_{d2}$)




Fig. 2(e): Mode-V ($V_0 = (V_{d1} + V_{d2})$)




Fig. 2(f): Mode-VI ($V_0 = 2V_{d1} + V_{d2}$)




Fig. 2(k): Mode-XI ($V_0 = -V_{d2}$)




Fig. 2(g): Mode-VII ($V_0 = V_{d1} + 2V_{d2}$)




Fig. 2(l): Mode-XII ($V_0 = -2V_{d1}$)




Fig. 2(h): Mode-VIII ($V_0 = 2V_{d1} + 2V_{d2}$)




Fig. 2(m): Mode-XIII ($V_0 = -2V_{d2}$)




Fig. 2(i): Mode-IX ($V_0 = 0$)




Fig. 2(n): Mode-XIV ($V_0 = -(V_{d1} + V_{d2})$)




Fig. 2(j): Mode-X ($V_0 = -V_{d1}$)




Fig. 2(o): Mode-XV ($V_0 = -2V_{d1} + V_{d2}$)




Fig. 2(p): Mode-XVI ($V_0 = -(V_{d1} + 2V_{d2})$)




Fig. 2(q): Mode-XVII ($V_0 = -(2V_{d1} + 2V_{d2})$)

Table-I summarizes the switching states of sequential switch cascaded multilevel inverter. Here 0 represents switch is in open condition and 1 represents switch is in closed position. In order to get zero output voltage either the switching combination S_{u1}, S_{u4} and S_{um} or S_{u2}, S_{u3} and S_{um} are used. For obtaining positive voltages the switching combination must contain S_{um} as one of the switch and to obtain negative voltage levels the switching combination should contain S_{um} as one of the switch. When the switch is open the current through the switch is zero and when switch is closed, the maximum current is equal to the load current.

Table 1: Output Voltage And Switching States of the Inverter

Switching states								V_o
S_{u1}	S_{u2}	S_{u3}	S_{u4}	S_{b1}	S_{b2}	S_{um}	S_{um}	
0	1	0	0	1	0	0	1	V_{d1}
0	0	1	0	0	1	0	1	V_{d2}
1	1	0	0	0	0	0	1	$2V_{d1}$
0	0	1	1	0	0	0	1	$2V_{d2}$
0	0	0	0	1	1	0	1	$(V_{d1} + V_{d2})$
1	0	0	0	0	1	0	1	$(2V_{d1} + V_{d2})$
0	0	0	1	1	0	0	1	$(V_{d1} + 2V_{d2})$
1	0	0	1	0	0	0	1	$(2V_{d1} + 2V_{d2})$
1	0	0	1	0	0	1	0	0
0	0	0	1	1	0	1	0	$-V_{d1}$
1	0	0	0	0	1	1	0	$-V_{d2}$
0	0	1	1	0	0	1	0	$-2V_{d1}$
1	1	0	0	0	0	1	0	$-2V_{d2}$
0	0	0	0	1	1	1	0	$-(V_{d1} + V_{d2})$
0	0	1	0	0	1	1	0	$-(2V_{d1} + V_{d2})$
0	1	0	0	1	0	1	0	$-(V_{d1} + 2V_{d2})$
0	0	1	1	0	0	1	0	$-(2V_{d1} + 2V_{d2})$

3. Algorithm to Find Magnitudes of Dc Voltages & Maximum Voltage Rating

In this topology the dc voltage on each leg is same. The dc voltages on leg 1 is V_{d1} and leg 2 is V_{d2} which is obtained from following equations

$$V_{d1} = V_{dc} \tag{1}$$

$$V_{d2} = (n_b + 2)V_{dc} \tag{2}$$

Where n_b represents number of bidirectional switch on each leg. The maximum output voltage V_{om} is given by,

$$V_{om} = (n_b + 1)(V_{d1} + V_{d2}) \tag{3}$$

In general,

$$V_{dm1} = (2n_b^2 + 8n_b + 7)^{m-1} V_{dc} \tag{4}$$

$$V_{dm2} = (n_b + 2)V_{dm1} \tag{5}$$

The total number of level (N_l) can be found as

$$N_l = (2n_b^2 + 8n_b + 7)^m \tag{6}$$

The number of IGBTs are

$$N_{IG} = m(4n_b + 6) \tag{7}$$

The number of driver units are

$$N_D = m(2n_b + 6) \tag{8}$$

The number of sources are calculated as follows,

$$N_s = m(2n_b + 2) \tag{9}$$

In order to analyze cost of the inverter an important parameter is considered which maximum voltage rating on switches.

$$MVR_s = MVR_{us} + MVR_{bs} \tag{10}$$

Where MVR_{us} and MVR_{bs} represents maximum voltage rating of unidirectional switches and bidirectional switches respectively. MVR_s total maximum rating of switches. MVR_{us} is calculated as follows,

$$MVR_{us} = V_{sun} + V_{sum} + V_{su1} + V_{su2} + V_{su3} + V_{su4} \tag{11}$$

Where $V_{sun}, V_{sum}, V_{su1}, V_{su2}, V_{su3}, V_{su4}$ are values of corresponding voltages on switches $S_{un}, S_{um}, S_{u1}, S_{u2}, S_{u3}, S_{u4}$ respectively.

$$V_{sum} = V_{sun} = (n_b + 1)(V_{d1} + V_{d2}) \tag{12}$$

$$V_{su1} = V_{su3} = (n_b + 1)V_{d1} \tag{13}$$

$$V_{su2} = V_{su4} = (n_b + 1)V_{d2} \tag{14}$$

Using the above three equations

$$MVR_{us} = 4(n_b + 1)(V_{d1} + V_{d2}) \tag{15}$$

The maximum voltage rating of bidirectional switches can be found as,

$$MVR_{bs} = (V_{d1} + V_{d2}) \tag{16}$$

The switch is comprised of an IGBT with diodes. Hence while calculating losses (conduction and switching) parameters related to IGBT and diode are considered. The conduction losses for IGBT and Diode are calculated as follows,

$$P_{con IGBT}(t) = [V_I + R_I i^{\mu}(t)] i(t) \tag{17}$$

$$P_{con D}(t) = [V_{di} + R_{di} i(t)] i(t) \tag{18}$$

The average conduction loss of inverter is

$$P_{con} = \frac{1}{2\pi} \int_0^{2\pi} (N_I(t) P_{con IGBT}(t) + N_D(t) P_{con D}(t)) dt. \tag{20}$$

Where $N_i(t)$ and $N_D(t)$ represents number of conducting IGBTs and diodes at instant t
 The switching loss is given by

$$P_{SWI} = f \sum_{S=1}^{N_s} \left(\sum_{j=1}^{N_{on,S}} E_{t,on,Sj} + \sum_{j=1}^{N_{off,S}} E_{t,off,Sj} \right) \quad (21)$$

Where

$$E_{t,off,S} = \int_0^{t_{off}} v(t)i(t)dt = \frac{1}{6} V_{SW,S} I t_{off} \quad (22)$$

$$E_{t,on,S} = \int_0^{t_{on}} v(t)i(t)dt = \frac{1}{6} V_{SW,S} I t_{on} \quad (23)$$

$E_{t,off,S}$, $E_{t,on,S}$ are energy loss during turn off and turn on. $N_{on,S}$ and $N_{off,S}$ represents number of turn on and turn off of switch S in one fundamental cycle. The total loss is given by

$$P_{loss} = P_{con} + P_{SWI} \quad (24)$$

4. Neural Network Controller

The appropriate switching angles of PWM inverter for a given modulation index can be generated by using NN. While using ANN controller it is necessary to train the NN either online or offline. During online training the weights and biases can be changed which is more suitable for nonlinear conditions [19]. But in offline training the weights and biases are fixed. There are two types of control algorithms can be used. They are forward propagation algorithm and backward propagation algorithm [18]. A typical multilayer NN consists of an input layer, a middle layer, and an output layer. Here NN has single input layer, one hidden layer and n output layer. The output of the neuron is represented by,

$$\chi = \beta \left(W_0 \sum_{i=1}^k (W_i + Y_i) \right) \quad (25)$$

Each of the input signal flows through gain or weight. All these input weighted signals are accumulated by the summing node and then passes to the output through transfer function. The transfer function normally used will be sigmoid, inverse-tan, hyperbolic, or Gaussian type.

The expression for transfer function (sigmoid) used here is given by

$$\beta_1(y) = \frac{1}{(1 + e^{-\mu x})} \quad (26)$$

The Gaussian transfer function is expressed as

$$\beta_2(y) = e^{-\frac{(\mu - \omega)^2}{\beta_1}} \quad (27)$$

Back propagation algorithm is most commonly used in many applications. The figure 2 shows training of ANN for selective harmonic elimination. Modulation index is given as input and switching angle is taken as output. The output is represented by

$$\theta_i = \beta_1 \left(\sum_{j=1}^i V_{ij} \beta_2(m, w_j) \right) \quad (28)$$

The steps in training algorithm can be summarized as follows,

- Assign arbitrary weights to the hidden layer and output layer. Input layer is assigned with unity weight.
- Modulation index is given as input and back propagation error has been determined by

$$E = V_t - V_o$$

- The weights can be changed based on the propagation error. the change in weight is given by

$$\Delta w = \delta V_o E \quad (29)$$

and δ , E represents learning rate and error.

- The new weights are determined as $w = w + \Delta w$

- The training process has been repeated until the error has reduced to least value.




Fig. 3: Block diagram of neural network controller

5. Simulation Results

The simulation can be done by using MATLAB Simulink software. The performance of the proposed SSCMLI can be tested by simulation. Fundamental switching technique is used to generate the gating pulses of the inverter. The values of dc sources are $V_{d1}=25V$ and $V_{d2}=75V$ and output frequency is 50 Hz. The load is R-L with values of $R=110\Omega$ and $L=45\text{ mH}$. The output voltage is indicated in fig (5)




Fig. 4: Simulation diagram of proposed SSCMLI




Fig. 5: SSCMLI Output voltage




Fig. 6: FFT Analysis of proposed SSCMLI




Fig. 7: Switching pulses of switches (a) switch S_{u1} (b) switch S_{u2} (c) switch S_{u3} (d) switch S_{u4} (e) switch S_{u5} (f) switch S_{u6} (g) switch S_{b1} (h) switch S_{b2} (i) switch S_{u1}

6. Conclusion

A novel structure of cascaded multilevel inverter is proposed. In this paper it is termed as sequential switch cascaded multilevel inverter (SSCMLI). The fundamental unit is a 17 level inverter. The structure can be extended to high number of levels. The gating signals are generated by neural network controller and back propagation algorithm is used to train the controller online. An algorithm to find the number of levels number of main switches, blocking voltages across the switches, power loss, number of DC sources and number of driver circuit has been proposed. The proposed SSCMLI requires 6 unidirectional switches, two bidirectional switches and four DC sources. The simulation result shows the performance of the SSCMLI for various load changes and change in modulation indices. The inverter has less voltage harmonic distortion which is 5.51%.

References

- [1] K. Sivakumar, A. Das, R. Ramchand, C. Patel, and K. Gopakumar, "A Five-level Inverter Scheme for a Four-pole Induction Motor Drive By Feeding the Identical Voltage-profile Windings From Both Sides," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2776–2784, Aug. 2010.
- [2] C. Cecati, F. Ciancetta, and P. Siano, "A Multilevel Inverter for PV Systems With Fuzzy Logic Control," *IEEE Trans. Ind. Electron.*, vol. 57, no. 12, pp. 4115–4125, Dec. 2010.
- [3] R. ShalchiAlishah, S. H. Hosseini, M. Sabahi, E. Babaei, "A New General Multilevel Converter Topology Based on Cascaded Connection of Sub-Multilevel Units with Reduced Switching Components, DC Sources and Blocked Voltage by Switches," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7157–7164, Nov. 2016.
- [4] C. Govindaraju and K. Baskaran, "Efficient Hybrid Carrier Based Space Vector Modulation for a Cascaded Multilevel Inverter," *Journal of Power Electronics*, Vol. 10, No. 3, pp.277-284, May 2010.
- [5] M.Kaliamoorthy, V.Rajasekaran, I.Gerald Christopher Rai, L.Hubert Tony Raj, " Experimental Validation of Cascaded Single Phase H-Bridge Inverter With a Simplified Switching Algorithm", *Journal of Power Electronics*, Vol.14, No.3, pp.507-518, May 2014.
- [6] R.Kannan, Mohd.Ali.JagabarSathik,S.Selvam, "A New Symmetrical Multilevel Inverter Topology Using single and Double Source Sub-multilevel Inverters", *Journal of Power Electronics*, Vol.15, No.1, pp. 96-105, Jan 2015.
- [7] C. Chen, G. P. Adam, S. Finney, J. Fletcher, B. Williams, "H-bridge Modular Multi-level Converter: Control strategy for Improved DC Fault Ride-through Capability Without Converter Blocking," *IET Power Electronics*, vol. 8, no. 10, pp. 1996-2008, Aug. 2015.
- [8] A. Lesnicar, R. Marquardt, "An Innovative Modular Multilevel Converter Topology Suitable for a Wide Power Range," *IEEE Power Tech. Conf. Proc.*, Bologna, Jun. 2003
- [9] Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. 1A-17, no. 5, pp. 518–523, 1981.
- [10] T. A. Meynard, H. Foch, F. Forest, C. Turpin, F. Richardeau, L. Delmas, G. Gateau, and E. Lefevre, "Multicell converters: Derived topologies," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 978–987, Oct. 2002.
- [11] E. Samadaei, S. Gholamian, A. Sheikholeslami, J. Adabi, "An Envelope Type (E-Type) Module: Asymmetric Multilevel Inverters with Reduced Components," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7148–7156, Nov. 2016.
- [12] M. R. Banaei, E. Salary, H. Khounjahan, "A Ladder Multilevel Inverter Topology with Reduction of On-state Voltage Drop," *Gazi University Journal of Science*, vol. 1, no. 1, pp. 1-9, Mar. 2013
- [13] E. Babaei, "A cascade multilevel converter topology with reduced number of switches," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2657–2664, Nov. 2008.
- [14] E. Babaei, S. Alilu, S. Laali, "A New General Topology for Cascaded Multilevel Inverters With Reduced Number of

- Components Based on Developed H-Bridge,” IEEE Trans. Ind. Electron., vol. 61, no. 8, pp. 3933-3939, 2014.
- [15] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, “A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications,” IEEE Trans. Power Electron., vol. 26, no. 11, pp. 3119-3130, Nov. 2011.
- [16] J. Ebrahimi, E. Babaei, and G.B. Gharehpetian, “A New Multilevel Converter Topology With Reduced Number of Power Electronic Components,” IEEE Trans. Ind. Electron., vol. 59, no. 2, pp.655-667, Feb. 2012.
- [17] Buccella, C. Cecati, M.G. Cimatorini, K. Razi, “Analytical Method for Pattern Generation in Five-Level Cascaded H-Bridge Inverter Using Selective Harmonic Elimination,” IEEE Trans. Ind. Electron., vol. 61, no. 11, pp. 5811-5819, Nov. 2014.
- [18] R. Nagarajan and M. Saravanan, “Performance analysis of a novel reduced switch cascaded multilevel inverter,” Journal of Power Electronics, Vol. 14, No. 1, pp. 48-60, Jan. 2014
- [19] Y. Sun, W. Xiong, M. Su, H. Dan, X. Li, J. Yang, “Modulation Strategies Based on Mathematical Construction Method for Multi-modular Matrix Converter,” IEEE Trans. Power Electronics, vol. 31, no. 8, pp. 5423-34, Aug. 2016
- [20] R. ShalchiAlishah, D. Nazarpour, S. H. Hosseini, M. Sabahi, “Reduction of Power Electronic Elements in Multilevel Converters Using a New Cascade Structure,” IEEE Trans. Ind. Electron., vol. 62, no. 1, pp.256-269, Jan. 2015
- [21] S. P. Gautam, L. K. Sahu, S. Gupta, “Reduction in Number of devices for symmetrical and asymmetrical multilevel inverters,” IET Power Electronics, vol. 9, no. 4, pp. 698-709, Mar. 2016.
- [22] R. Kalaivani, K. Ramash Kumar, S. Jeevananthan, “Implementation of VSBSMC plus PDIC for Fundamental Positive Output Super Lift-Luo Converter,” Journal of Electrical Engineering, Vol. 16, Edition: 4, 2016, pp. 243-258.
- [23] K. Ramash Kumar, “Implementation of Sliding Mode Controller plus Proportional Integral Controller for Negative Output Elementary Boost Converter,” Alexandria Engineering Journal (Elsevier), 2016, Vol. 55, No. 2, pp. 1429-1445.
- [24] P. Sivakumar, V. Rajasekaran, K. Ramash Kumar, “Investigation of Intelligent Controllers for Variable Speed PFC Buck-Boost Rectifier Fed BLDC Motor Drive,” Journal of Electrical Engineering (Romania), Vol.17, No.4, 2017, pp. 459-471.
- [25] K. Ramash Kumar, D.Kalyankumar, DR.V.Kirbakaran” An Hybrid Multi level Inverter Based DSTATCOM Control, Majlesi Journal of Electrical Engineering, Vol. 5. No. 2, pp. 17-22, June 2011, ISSN: 0000-0388.
- [26] K. Ramash Kumar, S. Jeevananthan, “A Sliding Mode Control for Positive Output Elementary Luo Converter,” Journal of Electrical Engineering, Volume 10/4, December 2010, pp. 115-127.
- [27] K. Ramash Kumar, Dr.S. Jeevananthan,” Design of a Hybrid Posicast Control for a DC-DC Boost Converter Operated in Continuous Conduction Mode” (IEEE-conference PROCEEDINGS OF ICETECT 2011), pp-240-248, 978-1-4244-7925-2/11.
- [28] K. Ramash Kumar, Dr. S. Jeevananthan,” Design of Sliding Mode Control for Negative Output Elementary Super Lift Luo Converter Operated in Continuous Conduction Mode”, (IEEE conference Proceeding of ICCCT-2010), pp. 138-148, 978-1-4244-7768-5/10.
- [29] K. Ramash Kumar, S. Jeevananthan, S. Ramamurthy” Improved Performance of the Positive Output Elementary Split Inductor-Type Boost Converter using Sliding Mode Controller plus Fuzzy Logic Controller, WSEAS TRANSACTIONS on SYSTEMS and CONTROL, Volume 9, 2014, pp. 215-228.
- [30] N. Arunkumar, T.S. Sivakumaran, K. Ramash Kumar, S. Saranya, ”Reduced Order Linear Quadratic Regulator plus Proportional Double Integral Based Controller for a Positive Output Elementary Super Lift Luo-Converter,” JOURNAL OF THEORETICAL AND APPLIED INFORMATION TECHNOLOGY, July 2014. Vol. 65 No.3, pp. 890-901.
- [31] Arunkumar, T.S. Sivakumaran, K. Ramash Kumar, “Improved Performance of Linear Quadratic Regulator plus Fuzzy Logic Controller for Positive Output Super Lift Luo-Converter,” Journal of Electrical Engineering, Vol. 16, Edition:3, 2016, pp. 397-408.
- [32] T. Padmapriya and V. Saminadan, “Improving Throughput for Downlink Multi user MIMO-LTE Advanced Networks using SINR approximation and Hierarchical CSI feedback”, International Journal of Mobile Design Network and Innovation-Inderscience Publisher, ISSN : 1744-2850 vol. 6, no.1, pp. 14-23, May 2015.
- [33] S.V.Manikanthan and K.srividhya "An Android based secure access control using ARM and cloud computing", Published in: Electronics and Communication Systems (ICECS), 2015 2nd International Conference on 26-27 Feb. 2015,Publisher: IEEE,DOI: 10.1109/ECS.2015.7124833.
- [34] Ramya Usha Rani P, “Asymmetrical cascaded twenty seven level inverter based STATCOM” Revue Roumaine Des Sciences techniques– Serie Électrotechnique et Énergetique, Vol. 62, 4, pp. 411-416, 2017
- [35] Usha Rani P and SRR, “Voltage Swell Compensation in an Interline Dynamic Voltage Restorer”, Journal of Scientific and Industrial Research, Vol.73, No.1, pp.29-32, 2014
- [36] Usha Rani P. and Rama Reddy S, “Dynamic Voltage restorer using Space Vector PWM Control Algorithm”, European Journal of Scientific Research, Vol.56, No.4, pp.462-470, 2011.
- [37] Usha Rani P. and Rama Reddy S, “Modeling and Simulation of Interline Dynamic Voltage Restorer for Voltage Sag/Swell Compensation”, Journal of Electrical Engineering, Romania Vol.11, No.3. pp.166-172, 2011