

# Finite element analysis of heat sink in term of thermal and temperature distribution with different chip power input

Mazlan Mohamed<sup>1,2</sup>, Mohd Nazri Omar<sup>2\*</sup>, Mohamad Shaiful Ashrul Ishak<sup>2</sup>, Rozyanty Rahman<sup>3</sup>, Muhamad Fahmi Mohd Roslan<sup>2</sup>, Muhammad Nur Hafiz Shaidan<sup>2</sup>, Zairi Ismael Rizman<sup>4</sup>

<sup>1</sup>Faculty of Bioengineering and Technology, Universiti Malaysia Kelantan, 17600 Jeli, Kelantan, Malaysia

<sup>2</sup>School of Manufacturing Engineering, Universiti Malaysia Perlis, 02600 Arau, Perlis, Malaysia

<sup>3</sup>School of Material Engineering, Universiti Malaysia Perlis, 02600 Jejawi, Arau, Perlis, Malaysia

<sup>4</sup>Faculty of Electrical Engineering, Universiti Teknologi MARA, 23000 Dungun, Terengganu, Malaysia

\*nazriomar@unimap.edu.my

## Abstract

This paper presents the simulation of heat sink by using Workbench 18.0 Software to simulate the temperature distribution at different chip power input. 3D model of heat sink is generated using Design Modeler using the same dimension with experimental setup. The study was made for a heat sink mounted on the power source (Chip) under different types of chip powers. The results are presented in terms of temperature distribution when chip powers have been increased from 1 W to 10 W. The temperature distribution is been observed and it was found that the temperature distribution of the heat sink has lower temperature when power source at 1 W and increase significantly when the power source rise up to 10 W. The increase the temperature of heat sink is from 30.8°C up to 96.2°C estimated to be 212% the increase of temperature. The simulation also been verify by using different time step use during the simulation and using grid independency test to ensure the simulation result is accurate.

**Keywords:** Chip power; Finite Element analysis; Heat sink; Temperature distribution.

## 1. Introduction

Advances in the field of electronics have resulted in significant increase in power input, high performance and emerging trend of miniaturization of modern electronics [1-3]. This resulted in dissipation of high heat flux at chip level, heat sink and other electronic components. In order to improve the performance and reliability of heat sink, improvements in cooling technologies are required [4-6]. As a result, thermal management is becoming important and increasingly critical to the electronics industry [7-10]. The task of maintaining acceptable junction temperature by dissipating the heat from integrated circuit chips and heat sink is significant challenge to thermal engineers [11]. However, the physical means associated with enhancing computing capabilities at the electronic component have also created a very challenging set of circumstances for keeping electronic devices cool, a critical factor in determining their speed, efficiency and reliability [12]. Natural convection cooling is obviously advantageous for low power dissipating of heat sink since it offers a low-cost, energy-free and noise-free operation [13]. Numerical analysis is used to model natural convection cooling of heat sinks using electronics cooling software. The analysis evolves in two stages: a numerical simulation of the detailed heat sink and a simulation of a compact model that exhibits similar thermal and flow resistance characteristics to those of the actual heat sink [14]. The development of a computationally efficient computer-aided design (CAD) method which uses a finite element numerical model (FEM) coupled with empirical correlations, to create an optimum heat sink design, subject to multiple constraints. A thermal optimization of heat sink design

specification includes constraints upon size, total mass and air coolant pressure drop across the heat sink [15].

Air-cooling characteristics of an electronic devices heat sink with various square modules array have been experimentally investigated. Aluminium block of module array was made and the base temperature of modules array of 40-100°C were adapted to estimate the average heat transfer coefficient between the flowing air and modules array outer surfaces. The results indicated that the average heat transfer coefficient little increased with increasing the modules array temperature, but the increase was significantly higher with increasing the flowing air velocities [16].

## 2. Methodology



Fig. 1: Simulation setup for heat sink mounted on the motherboard (top view).

**Table 1:** Dimension of components used in simulation.


Component	Quantity	Size (cm)
AC/ DC power supply	1	1-10 Watt
Motherboard	1	33.3 cm × 0.15 cm × 8 cm
Chip	1	2 cm × 0.3 cm × 2 cm
Heat sink	1	2 cm × 0.1 cm × 2 cm

### 3. Results and discussion


The simulation of heat sink by using Workbench 18.0 software to simulate the temperature distribution at different chip power input. 3D model of heat sink is generated using Design Modeler using the same dimension with experimental setup. The study was made for a heat sink mounted on the power source (chip) under different types of chip powers. The results are presented in terms of temperature distribution when chip powers have been increased from 1 W to 10 W. The temperature distribution is been observed and it

was found that the temperature distribution of the heat sink has lower temperature when power source at 1 W and increase significantly when the power source rise up to 10 W. The increase the temperature of heat sink is from 30.8°C up to 96.2°C estimated to be 212% the increase of temperature. Figure 1 shows the temperature distribution of heat sink using chip power 1 Watt to 10 Watt. Meanwhile, Figure 3 shows the graph plot of temperature distribution of heat sink at different chip power.

In order to get the precise result in simulation, the validation of CFD simulation based on time step, no. of times step and max no. iteration must be made. There are a few no. of times steps use for example 10, 20, 30 and 100 with constant time step. At the same time, number of max iteration also been used differently (10, 20, 30 and 45) to ensure the result already consistent and converge. Figure 4 shows the graph plot of temperature distribution of heat sink at number of times step and max number of iteration.



**Fig. 2:** Temperature distribution of heat sink using chip power 1 W to 10 W.






Fig. 3: Graph plot of temperature distribution of heat sink at different chip power.




Fig. 4: Graph plot of temperature distribution of heat sink at number of times step and max number of iteration.

### 4. Conclusion

From the results above, it can be concluded that the temperature distribution of heat increase with increase of chip power from 1 W to 10 W. The maximum percentage of temperature distribution of heat sink at 10 Watt with 1 Watt is 212% and the maximum temperature for the heat sink is 96.2°C at chip power 10 W. At the same time, the number of times step and max number iteration also give great significant to the temperature distribution to the heat sink. The temperature at low no. of times step are not accurate and the temperature still rising because it not converge yet. The temperature can only be taken when the iteration is converge.

### Acknowledgement

The authors would like to acknowledge the support from the Fundamental Research Grant Scheme (FRGS) under a grant number of FRGS/ 1/ 2016/ TK07/ UNIMAP/ 03/2 from the Minister of Higher Education Malaysia. Special thanks also to School of Manufacturing, Universiti Malaysia Perlis for providing space and facilities to undertake this work.

### References

[1] Mohamed M, Al Bakri AM, Wahab R, Zulhisyam AK, Iqbal AM, Amini MH, Mohammad AA (2015), Simulation of nano carbon tube (NCT) in thermal interface material for electronic packaging

- application by using CFD software. *Materials Science Forum* 803, pp. 337–342.
- [2] Mazlan M, Mustafa Al Bakri AM, Wahab R, Mohd Sukhairi MR, Amini MH (2014), Comparison between thermal interface materials made of nano carbon tube (NCT) with gad pad 2500 in term of junction temperature by using CFD software, Fluent™. *Materials Science Forum* 803, 243–249.
- [3] Mazlan M, Kalam A, Loo HS, Al Bakri AM, Aziz MA, Khor CY, Sukhairi M (2013), Development of nano-material (nano-silver) in electronic components application. *Advances in Environmental Biology* 7, 3850–3858.
- [4] Mazlan M, Kalam A, Abdullah NR, Loo HS, Al Bakri AM, Aziz MA, Khor CY, Sukhairi MM (2013), The effect of gap between plastic leaded chip carrier (PLCC) using computational fluid dynamic (CFD) software, FLUENT™. *Advances in Environmental Biology* 7, 3843–3850.
- [5] Mazlan M, Rahim A, Al Bakri Abdullah MM, Iqbal MA, Razak W, Salim MS (2013), A new invention of thermal pad using sol-gel nanosilver doped silica film in plastic leaded chip carrier (PLCC) application by using computational fluid dynamic software, CFD analysis. *Advanced Materials Research* 795, 158–163
- [6] Mazlan M, Rahim A, Al Bakri Abdullah MM, Razak W, Zubair AF, Najib YM, Bakir Azman A (2013), Thermal management of electronic components by using computational fluid dynamic (CFD) software, FLUENT™ in several material applications (epoxy, composite material & nanosilver). *Advanced Materials Research* 795, 141–147
- [7] Mazlan M, Rahim A, Iqbal MA, Al Bakri Abdullah MM, Razak W, Nor Hakim HM (2013), Numerical investigation of heat transfer of twelve plastic leaded chip carrier (PLCC) by using computational fluid dynamic, FLUENT™ software. *Advanced Materials Research* 795, 603–610
- [8] Mohamed M, Amini MH, Sulaiman MA, Abu MB, Bakar MN, Abdullah NH, Yusuf NA, Khairul M, Razab AA, Rizman ZI (2015), CFD simulation using wood (cengal and meranti) to improve cooling effect for Malaysia green building. *ARPJ Journal of Engineering and Applied Sciences* 10, 9462–9467.
- [9] Mazlan M, Atan R, Mohd MA, Ahmad MI, Yusoff MH, Saad FN (2013), Three dimensional simulation of thermal pad using nano-material, nanosilver in semiconductor and electronic component application. *Advanced Materials Research* 626, 980–988
- [10] Yusoff S, Mohamed M, Ahmad KA, Abdullah MZ, Mujeebu MA, Ali ZM, Idrus F, Yaakob Y (2009), 3-D conjugate heat transfer analysis of PLCC packages mounted in-line on a printed circuit board. *International Communications in Heat and Mass Transfer* 36, 813–819.
- [11] Hireholi S, Shekhar KS, Milton GS (2013), Experimental and theoretical study of heat transfer by natural convection of a heat sink used for cooling of electronic chip. *International Journal of Engineering Inventions* 2, 1–9.
- [12] Moore AL, Shi L (2014), Emerging challenges and materials for thermal management of electronics. *Materials Today* 17, 163–174.
- [13] Wu HH, Hsiao YY, Huang HS, Tang PH, Chen SL (2011), A practical plate-fin heat sink model. *Applied Thermal Engineering* 31, 984–992.
- [14] Narasimhan S, Majdalani J (2002), Characterization of compact heat sink models in natural convection. *IEEE Transactions on Components and Packaging Technologies* 25, 78–86.
- [15] Krueger WB, Bar-Cohen A (2004), Optimal numerical design of forced convection heat sinks. *IEEE Transactions on Components and Packaging Technologies* 27, 417–425.
- [16] Mohamed MM (2006), Air cooling characteristics of a uniform square modules array for electronic device heat sink. *Applied Thermal Engineering* 26, 486–493.