



# Voltage Compensation Using Dvr with Modified Switching Band Control

Sura.Srinivasa Rao<sup>1</sup>, Choppavarapu.Sai Babu<sup>2</sup>

<sup>1</sup>Assistant Professor, Dept. of Electrical & Electronics Engg, GIT,GITAM University, Visakhapatnam, AP, India., [Srinu722@gmail.com](mailto:Srinu722@gmail.com)

<sup>2</sup>Professor, Dept. of Electrical & Electronics CEng. , JNTUK,, Kakinada,

\*Corresponding author E-mail: AP, India ,[chs\\_eee@yahoo.co.in](mailto:chs_eee@yahoo.co.in)

## Abstract

This paper presents mitigation of voltage related Power Quality (PQ) issues by using Dynamic Voltage Restorer (DVR). Three phase four wire DVR with modified switching band controller is proposed. A modified filter circuit band controller is proposed for reducing the switching losses, constant switching frequency maintenance and corresponding simulation studies are carried out. Variable hysteresis band (modified band) controller generates accurate injected voltages by using system parameters and low error value between reference injected voltages, actual injected voltages can be achieved, which helps in smoothening and minimizing ripples in PCC (Point of common coupling) voltages. The obtained simulation results are presented.

**Keywords:** DVR, Modified filter circuit band and constant switching frequency.

## 1.Introduction

This paper deals with mitigation of voltage sag /swell and voltage harmonics by using DVR [1]. However D-STATCOM is used to reduce current related power quality issues. Here our primary aspect will be the design of DVR and choice of appropriate VSI topology as per the consideration of load and network topology. Three phase neutral clamped VSI topology comprises of six power semiconductor controls where respective controller has an anti-parallel diode and two identical dc storage capacitors that benefits for the independent control of each leg of the series inverters, but needs balanced capacitor voltage [4]. A Series active filters four-leg VSI topology has been suggested for a three-phase four-wire system that evades the voltage balancing of capacitor, but then independent control of inverter legs is not possible. Thereby three phase neutral clamped VSI topology is recommended to prevail over such difficulties of four-leg topology. The two DC capacitors are excited with different voltages with compensated DC component of load. The total voltages through DC capacitors are sustained at a persistent value by implementing a DC voltage control loop. Due to the

presence of DC component in load, an additional circuitry and proper changes in control loop are to be made to sustain individual DC voltages at constant value.

The second aspect is the design of DVR for the selection of suitable coupling transformer, it experiences saturation during the transient period after a voltage sag begins. For preventing this, normally a rating flux that is double of the steady-state limit is chosen. An alternative method for preventing the coupling transformer saturation is based on limiting the flux-linkage during the transient switch-on period, which is proposed in [5]. The DVR coupling transformer performs two important functions: voltage boost and electrical isolation. The third aspect is the design of DVR for the selection of suitable interface inductor

( $L_f$ ), DC capacitor storage series resistance ( $R_{se}$ ) and the capacitance ( $C_{se}$ ).

Hence in this chapter three-phase four wire DVR with modified switching band controller topology is proposed. As compared to three-phase four wire DVR with

conventional filter topology, proposed topology overcomes the repeated band abuse, deprived controllability and excessive filter currents. In a modified switching band controller DVR, the performance of the controller depends on the filter component values. Therefore the design of VSI DC link capacitor and interface passive filter parameters are presented. With the simulation studies and analogous results comparing with different switching control strategies, the capability of proposed topology is deliberated. The consequent merits and demerits of switching loss in VSI, ripple in compensated load voltages and error between reference injected voltages and actual injected voltages in different switching control strategies are discussed. THDs (%) of compensated load voltages, PCC voltages and source voltages are also presented.

### 2. Conventional Dvr Topology

Schematic diagram of conventional three phase four wire DVR topology is depicted in Fig.1. It has a voltage source inverter (VSI) connected in series with load through coupling transformer, interface filter inductor ( $L_{se}$ ) and series capacitor ( $C_{se}$ ), at the PCC. The main objective of interfacing filter is to contour inject voltages while tracking the reference injected voltages. At this juncture,  $v_{la}$ ,  $v_{lb}$  and  $v_{lc}$  represents the instantaneous phase voltages at the PCC, which may be inaccurate because of faults that can exist in the system are three-phase fault ,line-to-line fault ,double line-to-ground, single line-to-ground fault. The injected voltages  $v_{inja}$ ,  $v_{inj b}$  and  $v_{inj c}$  represents the actual injected voltages achieved using hysteresis voltage control techniques. The  $i_{sa}$ ,  $i_{sb}$  and  $i_{sc}$  represents the utility currents and  $i_{la}$ ,  $i_{lb}$  and  $i_{lc}$  represents the load currents. In order to maintain input voltage of VSI at reference value ( $V_{dcref}$ ), the capacitance of dc storage capacitor ( $C_{dc}$ ) is utilized. However, instantaneous voltage corresponding to  $C_{dc}$  is represented as  $v_{dc}$  in following text.




Fig.1: Conventional three-phase three leg-four wire DVR topology

### 3. Control Scheme of Dynamic Voltage Restorer (Dvr)

The generation of reference voltages for dynamic voltage restorer is given as in equations (1) & (2).

$$v_{dvr}^*(abc) = v_l^*(abc) - v_s(abc) \tag{1}$$

$$\begin{aligned} v_{la}^* &= V_m \sin(\omega t) \\ v_{lb}^* &= V_m \sin(\omega t - 120^\circ) \\ v_{lc}^* &= V_m \sin(\omega t + 120^\circ) \end{aligned} \tag{2}$$

Here  $v_l^*(abc)$  and  $v_s(abc)$  are desired load voltages and sag/swell effected supply voltages in three phases. Then these reference injected voltages are compared with measured actual injected voltages and generate the switch commands for VSI by using hysteresis voltage control scheme [6].




Fig. 2: Block diagram of reference injected voltage generation and hysteresis controller

### 4. DVR Switching band control

The controller logic thus is given as,

If


$v_{dvra} \geq v_{refa}^* + h, S_1 = 0, S_4' = 1$  (Upper switch is ON, lower switch is OFF)

**elseif**  $v_{dvra} \leq v_{refa}^* - h, S_1 = 1, S_4' = 0$  (Lower switch is ON, upper switch is OFF)

**end**

The switching pulses for the other legs of VSI is generated by using similar logic.

The Filter parameters are transformer inductance  $L_{se}$  and capacitor  $C_{se}$  depicted in Fig.3(a), in the DVR compensator system. At this juncture, inductance  $L_{se}$  is the addition of the leakage inductance of the injection transformer and series interface inductance,  $i_{inv}$  is the inverter output current,  $i_{load}$  is load current and  $i_c$  is the branch current of capacitor. The polarity of the inverter output voltage  $v_{inv}$  depends on the control signal attained by hysteresis controller.




**Fig.3:** (a) Conventional DVR filter circuit, (b) tracking response to band controller.

The second order characteristic equation is attained due to combination of filter parameters (LC). Hence the DVR voltage trajectory is parabolic in nature, second order response amongst the two boundaries. Nevertheless a reverse dc voltage is applied using control algorithm [88] the voltage trajectory is nonlinear in nature, due to these fluctuations above the capacitor voltage, where it influences upper or lower boundary, even. This results in distorted load voltages with increased THD and also a frequent band limit violation is occurred as depicted in Fig. 3 (b). Auxiliary, the capacitive impedance at switching frequency is smaller, prominent to a greater value of capacitor current. The cost of DVR is increased, Since the VSI rating is independent of the filter current. The drawbacks stated above of conventional filter can be lessen by the recommended filter structure presented in the following section.

**4.1. A modified filter configuration for band controller**

To progress the controller action, a resistor is added in series with filter capacitor as presented in Fig. 4(a). This resistor is present as a switching band resistor ( $R_{SE}$ ) and governs the capacitive reactance at switching frequency, makes the resistive voltage drop  $V_{Rsw}$  greater than the capacitive reactance voltage drop ( $v_c$ ). At this switching frequency the filter acts like R-L circuit, making the current in the resistor linear as depicted in Fig.4 (b). At this point, the injected voltage across the capacitor-resistor ( $v_{dvr}$ ) is called as DVR voltage, which is injected external to the DVR. Since DVR voltage is linearly varying within the threshold, the band controller works like a first order system. Likewise, with the existence of large impedance added by resistance at a higher frequency, the switching frequency capacitor's branch current gets


restricted. Enhancement in the band controller performance is considerable as compared to the losses created by band resistor [9].



**Fig.4:** (a) Modified DVR filter circuit for band controller (b) DVR filter circuit tracking response to band controller.

**4.1.1 Variation of switching frequency**

The derivation of switching frequency, in one switching cycle operation is shown in Fig.5.



**Fig.5:** switching operation of band controller  
If  $v_{dvra} \geq v_{refa} + h, S_1 = 0, S_4 = 1$  (Lower switch is OFF, upper switch is ON), across the filter components, a positive dc voltage  $V_{dc}$  is applied.

**4.2. Selection of Hysteresis Band (HB)**

This section proposes the choice of the hysteresis band ( $h$ ) value. In fixed hysteresis band controller the  $h$  value is 10% of the compensated current, except it has the drawback of the uncontrollable high switching frequency. This yields a great stress on the power transistor and induces critical switching losses. In the modified switching hysteresis band controller method, the selection of  $h$  value depends on the system parameters. Hence this  $h$  value allows operation to be done at the practical constant switching frequency and also diminishes the pressure on the power transistor and switching losses.

$$HB = \frac{1}{4} \frac{V_{dc}}{R_{se} C_{se} f_c} \left( 1 - \frac{4(R_{se} C_{se})^2}{V_{dc}^2} \left( \frac{v_{s1}(t)}{R_{se} C_{se}} + \frac{dv_{dvr}^*}{dt} \right)^2 \right) \quad (3)$$

### 4.3. Design of Filter Capacitance ( $C_{se}$ ) and Switching Band Resistor ( $R_{se}$ )

Switching frequency deviations are independent of the filter capacitor value, which is discussed in previous section. But the inverter current rating and performance of the DVR depends on the capacitor and resistor magnitudes [82]. The filter parameters such as resistor and capacitor values are function of rated reference and band voltage respectively and can be shown as

$$R_{se} = \frac{h}{I_{sw} \sqrt{3}} \quad \text{and} \quad C_{se} = \frac{I_{c1}}{V_{ref1} 2\pi f_1} \quad (4)$$

It is to be ensured that the resistive drop donates over the capacitive drop even the lowest switching frequency.

#### 4.3.1. Interface Inductor Design

Not only resistor and capacitor, even the inductor has the reflective influence on the performance of the band controller. Therefore depending upon switching frequency of DVR the inductor value is chosen. Since VSI switching is insufficient with its extreme switching frequency, the filter inductor is designed for that reason. Hence,

$$L_{is} = \frac{1}{f_{sw \max}} \frac{V_{dc}}{4h} R_{se} \quad (5)$$

## 4.4. Simulation Studies

### 4.4.1 Test case 1:

The load voltage regulation with three-phase four-wire DVR topology as depicted in Fig. 1 can be realized by simulation in MATLAB. The DVR and load systems are coupled at PCC. The AC load that employs a three-phase unbalanced load and three-phase diode bridge rectifier feeds a highly inductive  $R$ - $L$  load. The system and DVR parameters are given in table 1.

The reference voltages are generated using eqns 1 to 2 and these reference voltages are compared to the actual injected voltages using hysteresis band control. The switching pulses are generated through band controller and in this section switching frequency is improved by using modified filter structure for band controller.

**Table 1.** Simulation Studies of System Parameters


Parameters of distribution system	Values
Supply voltage	$V_m = 400V$ line rms, 50 Hz
Feeder impedance	$Z_s = 1.048 \angle 1.43^\circ \Omega$
Three-Phase bridge rectifier with inductive load	$Z_l = 100 \angle 0.057^\circ \Omega$
Unbalanced load	$Z_a = 153.25 \angle 11.82^\circ \Omega$ $Z_b = 81.31 \angle 22.72^\circ \Omega$ $Z_c = 50.09 \angle 3.59^\circ \Omega$
VSI parameters	$R_{se} = 1.2 \Omega$ , $C_{se} = 10 \mu F$ and $L_{se} = 15 mH$
Coupling transformer	10MVA, 200/200, 50Hz, $R = 0.002 pu$ , $X = 0.6 pu$
DC link voltages	$V_{dcref} = 1100V$ , $C_{DC1} = 2, 200 \mu F$ and $C_{DC2} = 2, 200 \mu F$
Hysteresis band	$h = \pm 6.9$

#### 4.4.1.1 Considering With fixed $h$ value


In this scenario, we have assumed steady state condition, the simulation time taken as  $t = 0s$  to  $t = 0.08s$  with constant nonlinear load and unbalanced load.

#### Case 1: Voltage Sag


Voltage sag of a 44% without phase jump was considered in all phases of the source voltages. The voltage sag arises and clears at time  $t = 0.02s$  and  $t = 0.04s$ , consequently the load voltages attain nominal voltage. The supply and load voltages are exemplified in Fig.6 (a). The load voltages has THDs about 4.9% respectively. To regulate load voltages with help of DVR system using improved filter structure band controller with fixed  $h = \pm 6.9$  (considering 10% of compensated current). Initially before compensation to generate the accurate reference voltages ( $V_{dvr}^*$ ) by using equation (1) are plotted Fig.6 (b).



(a)



(b)




**Fig.6:**(a) Supply voltages ( $V_{sabc}$ ), (b) Injected voltages ( $V_{dvrinj}$ ), (c) Load voltages ( $V_{labc}$ ), (d) Error between reference injected voltages and actual injected voltages (e) active and reactive power without compensation and (f) active and reactive power after compensation

The Instantaneous DVR injected voltages ( $V_{dvrinj}$ ) is compared with reference DVR voltages ( $V_{dvr}^*$ ) with fixed hysteresis band ( $h=\pm 6.9$ ) value. At this point when the sensed output signal strays from the reference by more than a prescribed value, the inverter is worked to diminish the deviation. Hence the VSC injected the accurate injected voltages with minimum phase jump angle, and compensate load voltages becomes pure sinusoidal is presented Fig. 6(c) with 0.77% total harmonic distortions. After compensation active power also compensated during the sag intervals of time is presented in Fig. 6 (c). The main drawback of the fixed hysteresis voltage Controller is the output current having small ripples due to constant hysteresis band and switching losses at converter are more. The error between reference DVR voltages ( $V_{dvr}^*$ ) and the Instantaneous DVR injected voltages ( $V_{dvrinj}$ ) are more as presented in the Fig. 6(d), now to decrease these drawbacks with help of adaptive Hysteresis voltage (modified switching band controller) controller. Finally,


the DVR Injects active power during sag interval of time and maintain constant active power are shown in Fig.6 (e) and 6(f).

**4.4.1.2 Considering with Variable Hysteresis Band (HB)**

In case 2, 25% of the swell was considered in all phases of the terminal at the time of interval 0.02s to 0.04s and applied adaptive hysteresis voltage controller. In this controller, the HB value can calculate at the almost constant switching frequency and is frequently executed by software which uses the parameters of the system by using equation (3). The modified Instantaneous DVR injected voltages ( $V_{inj}$ ) is compared with reference DVR voltages ( $V_{dvr}^*$ ) at instantaneous hysteresis band (HB) with each sample time and constant switching frequency ( $f_c$ ) technique. The modified Instantaneous DVR injected voltages ( $V_{dvrinj}$ ) are shown Fig.7(b) and hence load voltages become pure sinusoidal without ripples shown in Fig.7(c) with 0.27% total harmonic distortions. Finally, by using adaptive hysteresis band voltage controller to Error between reference currents ( $I_{ref}^*$ ) and Instantaneous injected currents ( $I_{inj}$ ) are very less shown Fig.7(d) and active power and reactive power compensations are shown in Fig.7(e) and 7(f).








**Fig.7:**(a) Supply voltages ( $V_{sabc}$ ), (b) Injected voltages ( $V_{dvrinj}$ ), (c) Load voltages ( $V_{labc}$ ), (d) Error between reference injected voltages and actual injected voltages (e) True and reactive power before compensation and (f) True and reactive power after compensation

**4.4.2.3 Mitigation of Voltage Harmonics at PCC**



**Fig.8:** (a) Source voltages ( $V_{sabc}$ ), and (b) Load voltages ( $V_{labc}$ ) with compensation.

In this case assuming that the source voltages has the fifth-order harmonic with 20% amplitude in the interval of 0s to 0.08s.

**Table 4.3.** THD% OF PCC Voltages

Load Voltages	THD (%)	
	Without compensation	With compensation
$V_{ta}$	20.01	<b>1.346</b>
$V_{tb}$	20.01	<b>1.283</b>
$V_{tc}$	20.01	<b>1.178</b>

**5. Conclusion**

A VSI topology for DVR, regulating the load voltages under different voltage related problems are presented. The modelling of modified filter circuit band controller is explained here for carrying out the simulation studies and reducing the switching losses and maintaining the constant switching frequency. Variable hysteresis band controller generates accurate injected voltages with help of system parameters and having low error value between reference injected voltages and actual injected voltages. Therefore smooth and no ripples in voltages is achieved.

**References**

- [1] M. H. J. Bollen, *Understanding power quality problems: voltage sags and interruptions*. Piscataway, NJ: IEEE Press, 2002.
- [2] H. Akagi, "Active harmonic filters," *Proceedings of the IEEE*, vol. 93, no. 12, pp. 2128–2141, Dec 2005.
- [3] B. Singh, K. Al-Haddad, and A. Chandra, "A review of active filters for power quality improvement," *IEEE Transactions on Industrial Electronics*, vol. 46, no. 5, pp. 960–971, Oct. 1999.
- [4] A. Ghosh and G. Ledwich, "Structures and control of a dynamic voltage regulator (DVR)," in *IEEE Power Engineering Society Winter Meeting*, 2001, pp. 1027–1032.
- [5] J. Nielsen, M. Newman, H. Nielsen, and F. Blaabjerg, "Control and testing of a dynamic voltage restorer (DVR) at medium voltage level," *IEEE Transactions on Power Electronics*, vol. 19, no. 3, pp. 806–813, May 2004.
- [6] S. Choi, B. Li, and D. Vilathgamuwa, "Dynamic voltage restoration with minimum energy injection," *IEEE Transactions on Power Systems*, vol. 15, no. 1, pp. 51–57, Feb. 2000.
- [7] B. Wang, G. Venkataramanan, and M. Illindala, "Operation and control of a dynamic voltage restorer using transformer coupled H-bridge converters," *IEEE Transactions on Power Electronics*, vol. 21, no. 4, pp. 1053–1061, Jul. 2006.
- [8] B.K. Bose, An adaptive hysteresis band current control technique of a voltage feed PWM inverter for machine drive system, *IEEE Trans. Ind. Electron.* 37 (5) (1990) 402–406.
- [9] LIU F., MASWOOD A.I.: 'A novel variable band hysteresis band current control of three-phase unity PF rectifier with constant switching frequency', *IEEE Trans. Power Electron.*, 2006, 21, (6), pp.1727– 1734.