A VLSI implementation of elevator control based on finite state machine using Verilog HDL

  • Authors

    • Naresh Lagadapati
    • Manoj Karri
    • Tejaswini Vaddineni
    • Sk Mahaboob Subhani
    • K Hari Kishore
    2018-03-19
    https://doi.org/10.14419/ijet.v7i2.8.10337
  • Elevator Control System, Verilog HDL, FPGA, Xilinx ISE Design Suite

  • Abstract

    In this cutting edge period, lifts have turned into a basic piece of any business or open complex. It encourages the quicker development of individuals and gear between floors. The lift control framework is a standout amongst the most critical perspectives in hardware control module that are utilized as a part of car application. Normally lifts are intended for a particular building considering the fundamental factors, for example, the tallness of the building, the quantity of individuals venturing out to each floor and the normal times of high utilization. The lift framework is composed with various control procedures. This usage depends on FPGA, which can be utilized for a working with any number of floors, with the predetermined sources of info and yields. This controller can be executed for a lift with the required number of floors by just changing a control variable in the HDL code. This approach depends on a calculation which decreases the measure of calculation required, by concentrating just on the pertinent guidelines that enhances the execution of the gathering of lift framework.

  • References

    1. [1] FPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL B. Dilip, Y. Alekhya, P. DivyaBharathi. International Journal of Advanced Research in Computer Engineering & Technology (IJARCET) Volume 1, Issue 7, September 2012

      [2] A VLSI Implementation of Three-Lift Controller Based on Verilog byPatchala Kiran Babu ,H.Raghunath . International Journal of Engineering Trends and Technology (IJETT) – Volume 6 Number 1- Dec 2013.

      [3] FPGA Based Elevator Controller with Improved Reliability by SithuminiEkanayake, RuwanEkanayake, Somasundaram Sanjayan, Sunil G. Abeyratne, S.D. Dewasurendra .2013 UKSim 15th International Conference on Computer Modelling and Simulation.

      [4] Converting PLC instruction sequence into logic circuit: A preliminary study Shuichi Ichikawat, Masanori Akinaka, Ryo Ikeda, and Hiroshi Yamamoto.IEEE ISIE 2006, July 9-12, 2006, Montreal, Quebec, Canada.

      [5] INTELLIGENT TRAFFIC CONTROL SYSTEM JubairMohammedBilal, DonJacob.2007 IEEE International Conference on Signal Processing and Communications (ICSPC 2007), 24-27 November 2007, Dubai, United Arab Emirates.

      [6] Dr. Seetaiah Kilaru, Hari Kishore K, Sravani T, Anvesh Chowdary L, Balaji T “Review and Analysis of Promising Technologies with Respect to fifth Generation Networksâ€, 2014 First International Conference on Networks & Soft Computing, ISSN:978-1-4799-3486-7/14,pp.270-273,August2014.

      [7] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs†Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.

      [8] P Bala Gopal, K Hari Kishore, B.PraveenKittu“An FPGA Implementation of On Chip UART Testing with BIST Techniquesâ€, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14 , pp. 34047-34051, August 2015.

      [9] A Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process†Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.11, Issue No.12, page: 2643-2650, December 2016.

      [10] Mahesh Mudavath, K Hari Kishore, D Venkat Reddy "Design of CMOS RF Front-End of Low Noise Amplifier for LTE System Applications Integrating FPGAs†Asian Journal of Information Technology, ISSN No: 1682-3915, Vol No.15, Issue No.20, page: 4040-4047, December 2016.

      [11] N Bala Dastagiri, K Hari Kishore "Novel Design of Low Power Latch Comparator in 45nm for Cardiac Signal Monitoringâ€, International Journal of Control Theory and Applications, ISSN No: 0974-5572, Vol No.9, Issue No.49, page: 117-123, May 2016.

      [12] N Bala Gopal, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.43, Page: 1-6, November 2016.

      [13] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.47, page: 1-4, December 2016.

      [14] N.Prathima, K.Hari Kishore, “Design of a Low Power and High Performance Digital Multiplier Using a Novel 8T Adderâ€, International Journal of Engineering Research and Applications, ISSN: 2248-9622, Vol. 3, Issue.1, Jan-Feb., 2013.

      [15] T. Padmapriya and V.Saminadan, “Improving Performance of Downlink LTE-Advanced Networks Using Advanced Networks Using Advanced feedback Mechanisms and SINR Modelâ€, International Conference on Emerging Technology (ICET), vol.7, no.1, pp: 93, March 2014.

      [16] S.V.Manikanthan and V.Rama“Optimal Performance Of Key Predistribution Protocol In Wireless Sensor Networks†International Innovative Research Journal of Engineering and Technology ,ISSN NO: 2456-1983,Vol-2,Issue –Special –March 2017.

      [17] Harikishore Kakarla, Madhavi Latha M and Habibulla Khan, “Transition Optimization in Fault Free Memory Application Using Bus-Align Modeâ€, European Journal of Scientific Research, Vol.112, No.2, pp.237-245, ISSN: 1450-216x135/ 1450-202x, October 2013.

  • Downloads

  • How to Cite

    Lagadapati, N., Karri, M., Vaddineni, T., Mahaboob Subhani, S., & Hari Kishore, K. (2018). A VLSI implementation of elevator control based on finite state machine using Verilog HDL. International Journal of Engineering & Technology, 7(2.8), 92-96. https://doi.org/10.14419/ijet.v7i2.8.10337

    Received date: 2018-03-19

    Accepted date: 2018-03-19

    Published date: 2018-03-19