Linear convolution using UT Vedic multiplier

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    Linear Convolution is one of the elemental operations of Signal processing systems and is used by some Multiplication Algorithms. In our project we perform Linear Convolution using ancient Multiplication Algorithm called UrdhvaTriyagbhyam (UT) which is one among the 16 sutras in Vedic mathematics. This provides best results in speed when compared to other multipliers. UrdhvaTriyagbhyam technique is used to increase the timing performance of the design. Our aim is to design 8 bit convolution using UT. The synthesis and simulation is done by using XILINX ISE Design.


  • Keywords


    Vedic Multiplier, UrdhvaTriyagbhyam, Linear Convolution, Signal Processing.

  • References


      [1] Surabhi Jain, SandeepSaini, “High speed convolution and deconvolution algorithm (Based on Ancient Indian VedicMathematics)”, IEEE Conf. on. Comm. and Signal Processing (ICCSP), 2014.

      [2] Kanhe, Aniruddha, Shishir Kumar Das, and Ankit Kumar Singh. "Design and implementation of low power multiplier using vedic multiplication technique." International Journal of Computer Science and Communication 3, no. 1, pp.131-132, 2012.

      [3] M. Padmaja , A. Saida, Anuradha Shankar , Arjun Singh " Design and Implementation of High Speed and Low Power Multiplier using UrdhvaTiryakbhyam Sutra “In International Journal of Engineering Research & Technology (IJERT), Vol. 3 Issue 3, March 2014.

      [4] Nikhil Mistri, Prof. S. B. Somani, “Design and Deployment of Vedic Multiplier using Vedic Mathematics- A review”, NCRTETIT 2016.

      [5] PremanandaB.S.,Samarth S. Pai, Shashank B, Shashank S.Bhat,” Design and implementation of 8-Bit Vedic Multiplier,”IJAREEIE, Volume. 2, Issue 12, December 2013.

      [6] Dr.Seetaiah Kilaru, Hari Kishore K, Sravani T, Anvesh Chowdary L, Balaji T “Review and Analysis of Promising Technologies with Respect to fifth Generation Networks”, 2014 First International Conference on Networks & Soft Computing, ISSN:978-1-4799-3486-7/14,pp.270-273,August2014.

      [7] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs” Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.

      [8] P Bala Gopal, K Hari Kishore, R.R Kalyan Venkatesh, P Harinath Mandalapu“An FPGA Implementation of On Chip UART Testing with BIST Techniques”, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14 , pp. 34047-34051, August 2015

      [9] A Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process” Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.11, Issue No.12, page: 2643-2650, December 2016.

      [10] Mahesh Mudavath, K Hari Kishore, D Venkat Reddy "Design of CMOS RF Front-End of Low Noise Amplifier for LTE System Applications Integrating FPGAs” Asian Journal of Information Technology, ISSN No: 1682-3915, Vol No.15, Issue No.20, page: 4040-4047, December 2016.

      [11] N Bala Dastagiri, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs” Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.43, Page: 1-6, November 2016.

      [12] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm” Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.47, page: 1-4, December 2016.

      [13] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs” Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.

      [14] N Bala Dastagiri,, K Hari Kishore "Analysis of Low Power Low Kickback Noise in Dynamic Comparators in Pacemakers” Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.44, page: 1-4, November 2016.

      [15] P Ramakrishna, K. Hari Kishore, “Design of Low Power 10GS/s 6-Bit DAC using CMOS Technology “International Journal of Engineering and Technology , ISSN No: 2227-524X, Vol No: 7, Issue No: 1.5, Page No: 226-229, January 2018.

      [16] A Murali, K. Hari Kishore, “Efficient and High Speed Key Independent AES Based Authenticated Encryption Architecture using FPGAs “International Journal of Engineering and Technology, ISSN No: 2227-524X, Vol No: 7, Issue No: 1.5, Page No: 230-233, January 2018.

      [17] Y Avinash, K Hari Kishore ‘’Designing Asynchronous FIFO for Low Power DFT Implementation’’ International Journal of Pure and Applied Mathematics, ISSN No: 1314-3395, Vol No: 115, Issue No: 8, Page No: 561-566, September 2017.

      [18] G.S.Spandana,K Hari Kishore “A Contemporary Approach For Fault Diagnosis In Testable Reversible Circuits By Employing The Cnt Gate Library”International Journal of Pure and Applied Mathematics, ISSN No: 1314-3395, Vol No: 115, Issue No: 7, Page No: 537-542, September 2017.

      [19] K.Hari Kishore, P. Sri Vidhya, A. Bhavana, O. Venkata Krishna "Comparison of Power Dissipation of ALU by using Different Technologies” International Journal of Pure and Applied Mathematics, ISSN No: 1314-3395, Vol No: 115, Issue No: 7, Page No: 399-403, September 2017.

      [20] Avinash Yadlapati, Dr. Hari Kishore Kakarla, “An Advanced AXI Protocol Verification using Verilog HDL”, Wulfenia Journal, ISSN: 1561-882X, Volume 22, No: 4, pp. 307-314, April2015.

      [21] S.V.Manikanthan and K.Baskaran “Low Cost VLSI Design Implementation of Sorting Network for ACSFD in Wireless Sensor Network”, CiiT International Journal of Programmable Device Circuits and Systems,Print: ISSN 0974 – 973X & Online: ISSN 0974 – 9624, Issue : November 2011, PDCS112011008.

      [22] S.V.Manikanthan and D.Sugandhi “ Interference Alignment Techniques For Mimo Multicell Based On Relay Interference Broadcast Channel ” International Journal of Emerging Technology in Computer Science & Electronics (IJETCSE) ISSN: 0976-1353 Volume- 7 ,Issue 1 –MARCH 2014.

      [23] T.Padmapriya, Ms. N. Dhivya, Ms U. Udhayamathi, “Minimizing Communication Cost In Wireless Sensor Networks To Avoid Packet Retransmission”, International Innovative Research Journal of Engineering and Technology, Vol. 2, Special Issue, pp. 38-42.


 

View

Download

Article ID: 10471
 
DOI: 10.14419/ijet.v7i2.8.10471




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.