Comparative analysis of SRAM cell with leakage power reduction approaches

  • Authors

    • Damarla Paradhasaradhi
    • Kollu Jaya Lakshmi
    • Yadavalli Harika
    • Busa Ravi Teja Sai
    • Golla Jayanth Krishna
    2018-03-18
    https://doi.org/10.14419/ijet.v7i2.7.11083
  • 6T SRAM, leakage power, power dissipation, SRAM.

  • Abstract

    In deep sub-micron technologies, high number of transistors is mounted onto a small chip area where, SRAM plays a vital role and is considered as a major part in many VLSI ICs because of its large density of storage and very less access time. Due to the demand of low power applications the design of low power and low voltage memory is a demanding task. In these memories majority of power dissipation depends on leakage power. This paper analyzes the basic 6T SRAM cell operation. Here two different leakage power reduction approaches are introduced to apply for basic 6T SRAM. The performance analysis of basic SRAM cell, SRAM cell using drowsy-cache approach and SRAM cell using clamping diode are designed at 130nm using Mentor Graphics IC Studio tool. The proposed SRAM cell using clamping diode proves to be a better power reduction technique in terms of power as compared with others SRAM structures. At 3.3V, power saving by the proposed SRAM cell is 20% less than associated to basic 6T SRAM Cell.

  • References

    1. [1] Abhishek Agal, Pardeep and Bal Krishnan, “6T SRAM Cell: Design and Analysisâ€, International Journal of Engineering Research and Applications, vol. 4, no. 3, pp. 574-577, March 2014.

      [2] C A Ajoy, Kumar Arun and C A Anjo and Vignesh Raja,

      [3] “Design and Analysis of Low Power Static RAM Using Cadence Tool in 180nm Technologyâ€, International Journal of

      [4] Computer Science and Technology, vol. 5, pp. 69-72, March 2014.

      [5] Sagar Joshi and Sarman Hadia, “Design and Analysis for Low power CMOS SRAM cell in 90nm technology using ca-dence toolâ€, International Journal of Advanced Research in Computer and Communication Engineering, vol. 2, no. 4, pp. 1814-1817, April 2013.

      [6] G. Razavipour, A. Afzali Kusha and M. Pedram, “Design and Analysis of Two Low-Power SRAM Cell Structuresâ€, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 10, pp. 1551-1555, October 2009.

      [7] M Phani Kumar and N. Shanmukha Rao, “A Low Power and High Speed Design for VLSI Logic Circuits Using Multi-Threshold Voltage CMOS Technology†International Journal of Computer Science and Information Technologies, vol. 3, pp. 4131-4133, 2012.

      [8] Yedukondala Rao Veeranki, Damarla Paradhasaradhi, G Madan Sankar Reddy and Kuppa PM Siva Kumar, “Imple-mentation of low power SRAM cell structure at deep submicron technologiesâ€, Journal of Theoretical and Applied In-formation Technology, May 2017.

      [9] Z. Liu and V. Kursun, “Characterization of a novel nine tranistor IEEE Trans. Very Large Scale Integr. (VLSI) Sys, vol. 16, no. 4, pp. 488-492, April 2008.

      [10] Damarla Paradhasaradhi, Dr. K. S. N Murthy, M Giri rama Krsihna, N Rohith, “Design of SSASPL based shift registers with advanced leakage power reduction techniquesâ€, International Journal of Pure and Applied Mathematics, 2017.

      [11] C. Premalatha, K. Sarika and P. Mahesh Kannan, “A com-parative analysis of 6T 7T 8T and 9T SRAM cells in 90nm technologyâ€, Electrical Computer and Communication Technologies (ICECCT), 2015.

      [12] K. Zhang, U. Bhattacharya, Z. Chen, F. Hamzaoglu, D. Mur-ray, N. Vallepalli, Y. Wang, B. Zheng and M. Bohrâ€, SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reductionâ€, IEEE Journal of Solid-State Circuits, vol. 40, no. 4, pp.895-901, April 2005.

      [13] P. Gopi Krishna, K. Sreenivasa Ravi “Designing a multipurpose reconfigurable wireless node for broadcasting and uni-casting in real time applications†in International Journal of Pure and Applied Mathematics (IJPAM) . Volume 115 No. 8 2017, 505-510.

      [14] C. Premlatha, K. Sarika and P. Mahesh Kannan, “A Comparative analysis of 6T, 7T, 8T and 9T SRAM cells in 90nm technologyâ€, Electrical Computer and Communication Technologies IEEE, pp. 1-5, 2015.

      [15] Neil H. E. Weste and David Money Harris,â€CMOS VLSI Design, a circuit and systems perspectiveâ€, Fourth edition, Addison Wesley.

  • Downloads

  • How to Cite

    Paradhasaradhi, D., Jaya Lakshmi, K., Harika, Y., Ravi Teja Sai, B., & Jayanth Krishna, G. (2018). Comparative analysis of SRAM cell with leakage power reduction approaches. International Journal of Engineering & Technology, 7(2.7), 863-867. https://doi.org/10.14419/ijet.v7i2.7.11083

    Received date: 2018-04-05

    Accepted date: 2018-04-05

    Published date: 2018-03-18