Performance optimization of dual stage algorithm for lossless data compression and decompression

  • Authors

    • Shrikanth Shirakol
    • Akshata Koparde
    • Sandhya .
    • Shravan Kulkarni
    • Yogesh Kini
    2018-04-20
    https://doi.org/10.14419/ijet.v7i2.21.11849
  • LZW encoding technique, arithmetic encoding technique, and proposed dual stage architecture for Lossless Data Compression and Decompression.

  • Abstract

    In this paper, an optimized dual stage architecture is proposed which is the combination of Lempel-Ziv-Welch (LZW) Algorithm at the first phase and Arithmetic Coding being the later part of Architecture. LZW Algorithm is a lossless compression algorithm and code here for each character is available in the dictionary which reduces 5-bits per cycle as compared to ASCII. In arithmetic coding the numbers are represented by an interval of real numbers from zero to one according to their probabilities. It is an entropy coding and is lossless in nature. The text information is allowed to pass through the proposed architecture and it gets compressed to the higher rate.

     

     

  • References

    1. [1] Ming-Bo, L, Member, IEEE, Jang-Feng L, & Gene Eu J, “A Lossless Data Compression And Decompression Algorithm And Its Hardware Architectureâ€, IEEE Transaction on Very Large Scale Integration(VLSI) systems, Vol.14, No.9, (2006).

      [2] Yehoshua P, Venkat M & Nageshwar K, “The Cascading Of The Lzw Algorithm with Arithmetic Codingâ€, IEEE journal (1991).

      [3] Redinbo GR., “Protecting Data Compression: Arithmetic Coding, IEE Proceedings-Computers and Digital Techniques, Vol.147, No.4, (2000).

      [4] Simrandeep K & Sulochana Verma V, “Design and Implementation of Lzw Data Compression Algorithmâ€, International Journal Of Information Sciences And Techniques (IJIST) Vol.2, No.4, (2012).

      [5] Behrouz F, 15th Chapter, Data Compression, Foundations of Computer Science Cengage Learning.

      [6] Jung B & Burleson WP, “Efficient VLSI for Lempel-Ziv Compression in Wireless Data Communication Networksâ€, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol.6, No.3, (1998), pp. 475–483.

      [7] Zhu C & Xu H, “Design and Implementation Of Lossless Compression Encoding For High-Speed Data Acquisition And Storageâ€, IEEE 12th International Conference on Electronic Measurement & Instruments, (2015).

      [8] Sandhya Shravan K & Yogesh K, “Pre Equal Architecture For Lossless Data Compression And Decompression Using Hybrid Algorithmâ€, International Journal Of Advanced Electrical and Electronic Engineering (IJAEEE), Vol.6 No.1, (2017).

      [9] Welch TA, “A Technique for High-Performance Data Compressionâ€, IEEE Comput., Vol.17, No.6, (1984), pp.8–19.

      [10] Ranganathan N & Henriques S, “High-Speed Vlsi Designs For Lempel-Ziv-Based Data Compressionâ€, IEEE Trans. Circuits Syst. II. Analog Digit. Signal Process., Vol.40, No.2, (1993), pp.96–106.

  • Downloads

  • How to Cite

    Shirakol, S., Koparde, A., ., S., Kulkarni, S., & Kini, Y. (2018). Performance optimization of dual stage algorithm for lossless data compression and decompression. International Journal of Engineering & Technology, 7(2.21), 127-130. https://doi.org/10.14419/ijet.v7i2.21.11849

    Received date: 2018-04-21

    Accepted date: 2018-04-21

    Published date: 2018-04-20