Thermal energy aware proportionate scheduler for multiprocessor systems

  • Authors

    • Ramesh Pasupuleti Hindustan institute of technology and science
    • Ramachandraiah Uppu Hindustan institute of technology and science
    2018-08-01
    https://doi.org/10.14419/ijet.v7i3.13278
  • Multiprocessor Systems, Energy Aware Scheduling, Thermal Runaway, Leakage Awareness, Critical Speed.

  • Abstract

    As per Moore’s law, the power consumption and heat solidity of the multiprocessor systems are increasing proportionately. High temperature increases the leakage power consumption of the processor and thus probably escort to thermal runaway. Efficiently managing the energy consumption of the multiprocessor systems in order to increase the battery lifetime is a major challenge in multiprocessor platforms. This article presents Thermal Energy aware proportionate scheduler (TEAPS) to reduce leakage power consumption. Simulation experiment illustrate that TEAPS reduces 16% of energy consumption with respect to Mixed Proportionate Fair (PFAIR-M) and 36% of energy consumption with respect to Proportionate Fair (PFAIR) Schedulers on the system consisting of 20 processors under full load condition.

     

     

  • References

    1. [1] Skadron K, Stan M.R, Huang W, Velusamy S, Sankaranarayanan K and Tarjan D, “Temperature-aware computer systems: Opportunities and challengesâ€, Micro, IEEE, 23, (2003), pp. 52–61.https://doi.org/10.1109/MM.2003.1261387.

      [2] Semenov O, Vassighi A and Sachdev M, “Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuitsâ€, IEEE Transactions on Device and Materials Reliability,6(2006),pp.17–27. https://doi.org/10.1109/TDMR.2006.870340.

      [3] Skadron K, Stan M.R, Huang W, Velusamy S, Sankaranarayanan K and Tarjan D, “Temperature-aware microarchitecture: Modeling and implementationâ€, ACM Transactions on Architecture and Code Optimization,(2004),pp.94–125. https://doi.org/10.1145/980152.980157.

      [4] Aydin H, Melhem R, “Determining optimal processor speeds for periodic real-time tasks with different power characteristicsâ€, Proceedings of euromicro conference on real-time systems, (2001), pp. 225–232. https://doi.org/10.1109/EMRTS.2001.934038.

      [5] Augustine J, Irani S and Swamy C, “Optimal power-down strategiesâ€, Proceedings of 45th Annual IEEE Symposium, (2004), pp. 530 – 539. https://doi.org/10.1109/FOCS.2004.50.

      [6] Sandy Irani, Sandeep Shukla and Rajesh Gupta, “Online strategies for dynamic power management in systems with multiple power-saving statesâ€, ACM Transactions on Embedded Computing System,Vol.2,No.3,(2003),pp.325–346. https://doi.org/10.1145/860176.860180.

      [7] Kim W, Kim J and Min SL, “A dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack time analysisâ€, Proceedings of the conference on Design, automation and test, Europe, (2002). https://doi.org/10.1145/1134650.1134673.

      [8] Jian Jia Chen, Chuan Yue Yang, “Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systemsâ€, IEEE transactions on computers, (2007), Page 342.

      [9] Nikzad Babaii Rizvandi and Javid Taheri, “Some observations on optimal frequency selection in DVFS-based energy consumption minimizationâ€, Journal of Parallel Distributed Computing, Elsevier, (2011), pp. 1154–1164.

      [10] Chen J and Kuo T, “Procrastination for leakage-aware rate-monotonic scheduling on a dynamic voltage scaling processorâ€, Proceedings of the ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems, (2006), pp. 153–162.

      [11] Jejurikar R and Gupta R, “Procrastination scheduling in ï¬xed priority real-time systems,†ACM SIGPLAN Notices, vol. 39, no. 7, (2004), pp. 57–66. https://doi.org/10.1145/998300.997173.

      [12] Jejurikar R, Pereira C and Gupta R, “Leakage aware dynamic voltage scaling for real-time embedded systemsâ€, Proceedings of the 41st annual conference on Design automation, New York, ACM,(2004), pp. 275–280. https://doi.org/10.1145/996566.996650.

      [13] Lu Z, Zhang Y, Stan M, Lach J and Skadron K, “Procrastinating voltage scheduling with discrete frequency setsâ€, Proceedings of the conference on Design, automation and test, Europe, (2006), pp.456–461

      [14] Lorch JR and Smith AJ, “Improving dynamic voltage scaling algorithms with paceâ€, Proceedings of the ACM SIGMETRICS international conference on Measurement and modelling of computersystems,(2001),pp.50-61. https://doi.org/10.1145/378420.378429.

      [15] Vinay Devadas and Hakan Aydin “On the Interplay of Voltage/Frequency Scaling and Device Power Management for Frame-Based Real-Time Embedded Applicationsâ€, IEEE transactions on computers, vol. 61, no. 1, (2012), Page 31. https://doi.org/10.1109/TC.2010.248.

      [16] Baruah S, Cohen N, Plaxton CG, Varvel D, “Proportionate progress: a notion of fairness in resource allocationâ€, Algorithmica,15,(1996),pp.600–625. https://doi.org/10.1007/BF01940883.

      [17] Baruah S, Gehrke J, Plaxton CG, “Fast scheduling of periodic tasks on multiple resourcesâ€, Proceedings of Ninth International Parallel ProcessingSymposium,(1995),pp.280–288. https://doi.org/10.1109/IPPS.1995.395946.

      [18] Goossens J, Funk S, and Baruah S, “Priority-driven scheduling of periodic tasks systems on multiprocessorsâ€, Real Time Systems, 25(2-3),(2003),pp.187–205. https://doi.org/10.1023/A:1025120124771.

      [19] Anderson JH, Srinivasan A, “Mixed PFAIR/PFAIR scheduling of asynchronous periodic tasksâ€, Journal of Computer and System Sciences,68,(2004),pp.157–204. https://doi.org/10.1016/j.jcss.2003.08.002.

      [20] Cochran R and Reda S, “Spectral techniques for high-resolution thermal characterization with limited sensor dataâ€, Proceedings of the Design automation Conference, (2009), pp. 478–483.https://doi.org/10.1145/1629911.1630037.

      [21] Emberson P, Stafford R, and Davis RI, “Techniques for synthesis of multiprocessor task sets,†workshop at the Euro micro Conference on Real-Time Systems, (2010),pp. 6–11.

  • Downloads

  • How to Cite

    Pasupuleti, R., & Uppu, R. (2018). Thermal energy aware proportionate scheduler for multiprocessor systems. International Journal of Engineering & Technology, 7(3), 1656-1660. https://doi.org/10.14419/ijet.v7i3.13278

    Received date: 2018-05-25

    Accepted date: 2018-07-06

    Published date: 2018-08-01