Design of low- area, power fault tolerant parallel FFTs using trellis codes

  • Authors

    • B. NagaSaiLakshmi VR Siddhartha Engineering College
    • RajaSekhar. T VR Siddhartha Engineering College
    2018-09-17
    https://doi.org/10.14419/ijet.v7i4.14106
  • Convolution Encoder, Error Correction Codes (ECCS), Fast Fourier Transform (FFTS), Soft Errors, Viterbi Decoding.

  • Abstract

    Present day electronic circuits are generally affected by the delicate mistakes. To maintain the reliability of the complex systems few techniques have been proposed. For few applications, an algorithmic - based fault tolerance (ABFT) system has attempt to abuse the algorithmic properties to identify and adjust mistakes. One example FFT used. There are various protection schemes to identify and adjust errors in FFTs. It is normal to discover various blocks are working in parallel. Recently; a new method is exploiting to implement a blame tolerance in parallel. In this work, same method is first applicable to parallel FFT and then secured methods are merged that the use of error correction codes (ECCs) and parseval checks are used to detect and correct a single bit fault. Trellis code is applied to parallel FFTs to protect the errors which are used to detect and correct a multibit faults are proposed and evaluated. The 4-point FFT is protected with the input32-bit length .Simulation and Synthesis report for FFT using ECC,SOS,ECC-SOS,Trellis codes are obtained in Xilinx software14.2v.Area,power,delay is analyzed in cadence using 90nm & 180nmTechnology.

     

  • References

    1. [1] N.Kanekawa,E.H.Ibe,T.Suga, and Y.Uematsu, Dependabilitu in Electronic Systems: Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances. NewYork, NY, USA: Springer-Verlag, 2010.

      [2] R.Baumann, “soft errors in advanced computer systems,†IEEE Des.Test Computers., Vol.22,No.3,pp.258-266,May/Jun.2005.https://doi.org/10.1109/MDT.2005.69.

      [3] M.Nicolaidis, “Design for sofr error mitigation,â€IEEE Trans.Device Mater.Rel., Vol.5, No.3, pp.405-418, sep.2005.https://doi.org/10.1109/TDMR.2005.855790.

      [4] A.L.N.Reddy and P.Banerjee, “Algorithm-based fault detection for signal processing applications,IEEETrans.Computrs†Vol.39,No.10,pp.1304-1308,Oct.1990.

      [5] T.Hitana and A.K.Deb, “Bridging concurrent and non-concurrent error detection in FIR filters,â€in proc.Norchip Conf., Nov.2004, pp.75-78.https://doi.org/10.1109/NORCHP.2004.1423826.

      [6] S.Ponta’relli,G.C.Cardarilli,M.Re,and .Salsano,â€Totally fault tolerant RNS based FIR filters,â€in ‘Proc.14th IEEE Int.On-Line Test Symp. (IOLTS), jul.2008, pp.192-194.

      [7] B.Shim and N.R.Shanbhag, “Energy-efficient soft error-tolerant digital signal processing,â€IEEE Trans.Very Large ScaleInteger. (VLSI)Syst., Vol.14, No.4, pp.336-348, Apr.2006.

      [8] J.Y.Jou and J.A.Abraham, “Fault-tolerant FFT networks, IEEETrans.Computer, Vol.37, No.5, pp.548-561, May1998. https://doi.org/10.1109/12.4606.

      [9] G. L. Stüber, J. R. Barry, S. W. McLaughlin, Y. Li, M. A. Ingram, and T. G. Pratt, “Broadband MIMO-OFDM wireless communications,†Proc.IEEE, Vol. 92, No. 2, pp. 271–294, Feb. 2004.https://doi.org/10.1109/JPROC.2003.821912.

      [10] P.Reviriego,S.Pontarelli,C.J.Bleakley,andJ.A.Maestro,â€Area efficient concurrent error detection and correction for parallel filters,â€IET Electron.Lett.,Vol.48,No.20,pp.1258-1260,sep.2012.https://doi.org/10.1049/el.2012.2237.

      [11] Z.Gao et al., “Fault tolerant parallel filters based on error correction codes,†IEEE Trans.Very Large Scale Integr. (VLSI) Syst., Vol.23, No.2, pp.384-387, Feb.2015.

      [12] R.W.Hamming,â€Error detecting and error correctingcodes, BellSyst.Tech.J†Vol.29, No.2, pp.147-160, apr.1950.https://doi.org/10.1002/j.1538-7305.1950.tb00463.x.

      [13] Zhen Gao, Pedro Reviriego,Zhan Xu,Xin Su, Ming Zhao, Jing Wang, and Juan Antonio Maestro, “ Fault-Tolerant Parallel FFTs using Error Correction Codes and Parseval Checks,†IEEE Trans.Very Large Scale Integer.(VLSI) Syst., Vol.24,No.2,pp.769-773,Feb.2016.

  • Downloads

  • How to Cite

    NagaSaiLakshmi, B., & T, R. (2018). Design of low- area, power fault tolerant parallel FFTs using trellis codes. International Journal of Engineering & Technology, 7(4), 2338-2343. https://doi.org/10.14419/ijet.v7i4.14106

    Received date: 2018-06-14

    Accepted date: 2018-07-10

    Published date: 2018-09-17