FPGA implementation of power on self-test towards combo card

  • Authors

    • R Srivel
    • Dr R. P. Singh
    • Dr D. Arokiaraj
    2018-05-31
    https://doi.org/10.14419/ijet.v7i2.32.15586
  • COMBO CARD, FXS, FXO, LD, E & M, Magneto, and SHDSL.

  • Abstract

    The Combo Card is a legacy trunk and subscriber card which provides loop dialing, MAGNETO, FXS, FXO, E&M and SHDSL two wire ports. The Purpose of this Card is to Facilitate Voice and Data Services for the User in Small Deployment. This Module is going to be plugged into Line Card V3 and used in TDM Router. As an FPGA Engineers, Our main Focus is on FPGA part on this SERVICES CARD. We are Using Spartan-6 FPGA in this Project. The Name COMBO CARD isCame into Existence as we are Combining Many Interfaces viz., FXS, FXO, LD, E & M, Magneto, and SHDSL. In this study We are Dealing With Respect to FPGA by Using VHDL and Generating Clock and Sync Pulse 8.192 M Hz Generation for FXO and FXS, SHDSL Control Pin Mapping, Power on Self-Test With Respect to Clock Monitor and Generation of Reset Pulse 300us For all the Devices Connected to FPGA, So, that the Title FPGA Implementation of Power on Self-Test On Services Card Justifies.

     

     

  • References

    1. [1] Arokiaraj, D. (2015). A Study On Environmental Responsibility Of The Stakeholders Of Auto Industry In Chennai (Doctoral dissertation).

      [2] Arokiaraj, D., & Banumathi, M. A Study on the Environmental Concern of the Passenger Car User in Chennai.

      [3] C. Bieser, K.-D. Mueller-Glaser, "Rapid Prototyping Design Acceleration Using a Novel Merging Methodology for Partial Configuration Streams of Xilinx Virtex-II FPGAs", Rapid System Prototyping 2006. Seventeenth IEEE International Workshop on, pp. 193-199, 2006, ISSN 1074-6005

      [4] Culbertson, "Defect Tolerance on the Teramac Custom Computer", Proc. 5th IEEE Symp. On Field-Programmable Custom Computing Machines, pp. 140-147, 1997.

      [5] David, A., & Banumathi, M. (2014). A Study on Eco–Driving Behaviour of Passenger Car Users in Chennai.

      [6] David, A., & Banumathi, M. (2014). Factors Influencing the Purchase Decision of Passenger Cars in Puduchery.

      [7] F. Hanchek, S. Dutt, "Methodologies for Tolerating Logic and Interconnect Faults in FPGAs", IEEE Trans. on Computers, pp. 15-33, Jan. 1998. https://doi.org/10.1109/12.656073.

      [8] Fawcett, "Applications of Reconfigurable Logic", Third Annual Workshop on Field-Programmable Logic and Applications, 1993-Sept.

      [9] Field Programmable Gate Arrays Data Book, Lucent Technologies, Jan. 1998.

      [10] Hamilton, G. Gibson, S. Wijesuriya, C. Stroud, "Enhanced BIST-Based Diagnosis of FPGAs via Boundary Scan Access", Proc. IEEE VLSI Test Symp. pp. 413-418, 1999.

      [11] J. M. Emmert, D. Bhatia, "Partial Reconfiguration of FPGA Mapped Designs with Applications to Fault Tolerance", Proc. Workshop on Field-Programmable Logic and Applications, 1997. https://doi.org/10.1007/3-540-63465-7_219.

      [12] K. Paulsson, M. Hubner, J. Becker, "Strategies to On-Line Failure Recovery in Self-Adaptive Systems based on Dynamic and Partial Reconfiguration", Adaptive Hardware and Systems 2006. AHS 2006. First NASA/ESA Conference on, pp. 288-291, 2006. https://doi.org/10.1109/AHS.2006.67.

      [13] M. Abramovici, M. A. Breuer, A. D. Friedman, Digital Systems Testing, and Testable Design, IEEE Press, 1994. https://doi.org/10.1109/9780470544389.

      [14] M.Abadir, H.Reghbati,"Functional Testing of Semiconductor Random Access Memories", Computing Surveys, vol. 15, no. 3, pp. 118-139, September 1983. https://doi.org/10.1145/356914.356916.

      [15] McCluskey, "Verification Testing - A Pseudoexhaustive Test Technique", IEEE Trans. on Computers, vol. C-33, no. 6, pp. 541-546, June 1984. https://doi.org/10.1109/TC.1984.1676477.

      [16] Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsch, "Run-time Partial Reconfiguration speed investigation and architectural design space exploration", Field Programmable Logic and Applications 2009. FPL 2009. International Conference on, pp. 498-502, 2009, ISSN 1946-1488.

      [17] New, "Boundary-Scan Emulator for XC3000" in XAPP Applications Handbook, Xilinx, Oct. 1992.

      [18] Optimized Reconfigurable Cell Array (ORCA) IC Series Field-Programmable Gate Arrays, May 1994.

      [19] P. Chen, Built-in Self-Test Configurations for Field Programmable Gate Array Logic Blocks, Univ. of Kentucky, August 1995.

      [20] P. Pratheepkumar, J. Josephine Sharmila & D. Arokiaraj, (2017) “Towards Mobile Opportunistic in Cloud Computing†Indian Journal of Scientific Research (IJSR), Issue02, Vol. 17, and ISSN: 0976-2876 (Print) ISSN: 2250-0138(Online), 536 – 540.

      [21] Russ, C. Stroud, "Non-Intrusive Built-In Self-Test for Field Programmable Gate Array and Multi-Chip Module Applications", Proc. IEEE Automatic Test Conf., 1995.

      [22] S. Konala, Implementing Built-in Self-Test for Field Programmable Gate Array Logic Blocks, Univ. of Kentucky, May 1996.C. W. Spivak, private communication, October 1995

      [23] Srivel, D. Arokiaraj & Mohammed Imaduddin, 2018 “Controlling & Calibrating Vehicle-Related Issues Using RFID Technology†International Journal of Mechanical and Production Engineering Research and Development (IJMPERD), ISSN (P): 2249-6890; ISSN (E): 2249-8001, Vol. 8, Issue 2, pp. 1125-1132, DOI: 10.24247/ijmperdapr2018130. https://doi.org/10.24247/ijmperdapr2018130.

      [24] Stroud, P. Chen, S. Konala, M. Abramovici, "Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks", Proc. 1996 ACM/SIGDA Intn'l. Symp on FPGAs.

      [25] T. Haniotakis, Y. Tsiatouhas, D. Nikolos, "C-Testable One-Dimensional ILAs with Respect to W. K. Huang, F. Lombardi, "An Approach to Testing Programmable/Configurable Field Programmable Gate Arrays", Proc. IEEE VLSI Test Symp., pp. 450-455, 1996.

      [26] The Programmable Logic Data Book, Xilinx, Inc., 1993.

      [27] Van de Goor, Testing Semiconductor Memories Theory, and Practice, John Wiley and Sons, 1991.

  • Downloads

  • How to Cite

    Srivel, R., R. P. Singh, D., & D. Arokiaraj, D. (2018). FPGA implementation of power on self-test towards combo card. International Journal of Engineering & Technology, 7(3.3), 156-161. https://doi.org/10.14419/ijet.v7i2.32.15586

    Received date: 2018-07-13

    Accepted date: 2018-07-13

    Published date: 2018-05-31