FPGA based least mean square algorithm for noise cancellation in communication system

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    We present modified Distributed Arithmetic (DA) based architecture for LMS Adaptive filter which has improved the throughput of the filter also area and power has been comparatively been reduced. As we know, the adaptive filter uses continuous recalculation and generation of new coefficients will generate the negative effect on the use of algorithm. We have used a special temporary LUT addressing technique has overcome the issues resulting in better performance and good results. In this paper, we have discussed about the adaptive filter and implementation of DA adaptive filter and also discussed the results obtained from the design. Comparison with traditional de-sign has also been done to show the effectiveness of the algorithm.

     

     


     

  • Keywords


    Least Mean Square (LMS) Algorithm; Distributed Algorithm (DA); Adaptive Filter; Field Programmable Gate Array(FPGA); Throughput; Efficiency; Convergence Rate; Power Analysis; Look Up Table(LUT); Convergence Matrix; Interference Signal.

  • References


      [1] Simon Haykin (2002), “Adaptive Filter Theory”, 4thedition, Prentice Hall New Jersey.

      [2] R.H. Kwong, E.W. Johnston, “A Variable Step Size LMS Algorithm, IEEE Transactions on Signal Processing”, Vol. 40, No. 7, pp. 1633-1642, July 1992. https://doi.org/10.1109/78.143435.

      [3] R.W. Haris, D.M. Chabries, F.A. Bishop, “A Variable Step (VS) Adaptive Filter Algorithm”, IEEE Transactions on Acoustics, Speech and signal processing , 34,pp 309-316, September 1986.

      [4] Z. Tian, K. L. Bell, and H. L. Van Trees, “A recursive least squares implementation for adaptive beam forming under quadratic constraint,” In 9th IEEE Workshop, Signal Array Processing, Portland, pp. 9–12, Sept. 1988.

      [5] O. L. Frost, “An algorithm for linearly constrained adaptive array processing,” Proc. IEEE, vol. 60, pp. 926–935, Aug. 1972. https://doi.org/10.1109/PROC.1972.8817.

      [6] L. J. Griffiths and C. W. Jim, “An alternative approach to line early constrained adaptive beam forming,” IEEE Trans. Antennas Propagat., vol.30, pp. 27–34, January 1982 https://doi.org/10.1109/TAP.1982.1142739.

      [7] Y. Der Lin and Y. Hen Hu,” Power-line interference detection and suppression in ECG signal Processing,” IEEE Trans. Biomed.Eng., vol.55, pp. 354-357, Jan.2008 https://doi.org/10.1109/TBME.2007.902234.

      [8] R. H. Kwong and E. W. Johnston "A variable step size LMS algorithm", IEEE Trans. Signal Process., vol. 40, no. 7, pp.1633 -1642, March1992 https://doi.org/10.1109/78.143435.

      [9] N. J. Bershad and A. Bist, “Fast coupled adaptation for sparse impulse responses using a partial haar transform”, IEEE Trans. On Signal Processing, vol. 53, no. 3, pp. 966-976, March 2005. https://doi.org/10.1109/TSP.2004.842168.

      [10] O. L. Frost "An Algorithm for linearly constrained adaptive array processing", Proc. IEEE, vol. 60, no. 8, pp.926 -935 June 1972. https://doi.org/10.1109/PROC.1972.8817.

      [11] S. M. Kuo and D. R. Morgan Active Noise Control Sys-tems, 1996: Wiley S. Johansson, S. Nordebo and I. Claesson”Convergence anal-ysis of a twin-reference complex least-mean-squares algo-rithm", IEEE Trans. Speech Audio Process., vol. 10, no. 3, pp.213 -221 sep-2002.

      [12] S. Johansson , I Claesson and S. Nordebo "Evaluation of multiple reference active noise control algorithms on Dornier 328 aircraft data", IEEE Trans. Speech Audio Process., vol. 7, no. 4, pp.473 -477 july-1999.

      [13] B. Widrow and S. D. Stearns Adaptive Signal Pro-cessing, 1985: Prentice-Hall 3 L. Gao, K.K. Parhi, "Hierarchical Pipelining and Folding of QRD-RLS Adaptive Filters and its Application to Digital Beamforming", IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 47, No.12, December 2000.

      [14] G. Lightbody, R. Walke, R. Woods, J. McCanny, "Linear QR Architecture for a Single Chip Adaptive Beamformer", Journal of VLSI Signal Processing Systems, Vol. 24, No. 1, pp. 67-81, February 2000. https://doi.org/10.1023/A:1008118711904.


 

View

Download

Article ID: 15588
 
DOI: 10.14419/ijet.v7i2.32.15588




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.