Efficient design of chaos based 4 bit true random number generator on FPGA

  • Authors

    • Ramji Gupta Maulana Azad National Institute of Technology
    • Alpana Pandey Maulana Azad National Institute of Technology
    • R. K.Baghel Maulana Azad National Institute of Technology
    2018-08-22
    https://doi.org/10.14419/ijet.v7i3.16586
  • Field Programmable Gate Array (FPGA), Chaotic Oscillator, True Random Number Generator (TRNG).

  • True random number generator is a basic building block of any modern secure communication and cryptography system. FPGA implementation of any system has a flexible architecture and low-cost test cycle. In this paper, we present an FPGA implementation of a high speed true random number generator based on chaos oscillator which gives optimize ratio of bit rate to area. The proposed generator is faster and more compact than the existing chaotic oscillator based TRNGs. The Experimental result shows that the proposed TRNG gives 1439 Mbps with optimizing the use of LUTs and registers. It is verified that the generator passes all the NIST SP 800-22 tests. The proposed TRNG is implemented in two FPGA families Nexus 4 (Artix 7) DDR XC7A100TCSG-1 and Basys 3 XC7A35T1CPG236C (Artix 7) using Xilinx Vivado v.2017.3 design suite.

     

  • References

    1. [1] V. Fischer, “A closer look at security in TRNGs design,†in Proceedings of Constructive Side-Channel Analysis and Secure Design COSADE’12, ser. LNCS, vol. 7275. Springer Verlag Berlin Heidelberg, 2012, pp. 167–182. https://doi.org/10.1007/978-3-642-29912-4_13.

      [2] R. Brown, “Dieharder: A Random Number Test Suite,†[online] Available from http://www.phy.duke.edu/rgb/General/dieharder.php, 2015.

      [3] Y. Yang, S. Jia, Y. Wang, S. Zhang, C. Liu, "A Reliable True Random Number Generator Based on Novel Chaotic Ring Oscillator", IEEE conference, 978-1-4673-6853-7/17/$31.00 2017.

      [4] NIST, “FIPS 140-1: Security Requirements for Cryptographic Modules,†[online] Available from http://csrc.nist.gov/publications/fips/fips140- 1/fips1401.pdf, 1994.

      [5] M. Baudet, D. Lubicz, J. Micolod, and A. Tassiaux, “On the security of oscillator-based random number generators,†Journal of Cryptology, vol. 24, no. 2, pp. 398–425, 2011. https://doi.org/10.1007/s00145-010-9089-3.

      [6] P. Kohlbrenner and K. Gaj, “An embedded true random number generator for FPGAs,†in Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays. ACM, 2004, pp. 71–78. https://doi.org/10.1145/968280.968292.

      [7] B. Sunar, W. Martin, and D. Stinson, “A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks,†IEEE Transactions on Computers, pp. 109–119, 2007. https://doi.org/10.1109/TC.2007.250627.

      [8] A. Cherkaoui, V. Fischer, A. Aubert, and L. Fesquet, “A self-timed ring based true random number generator,†in IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2013), 2013, pp. 99–106. https://doi.org/10.1109/ASYNC.2013.15.

      [9] Xufan Wu and Shuguo Li; “A New Digital True Random Number Generator Based on Delay Chain Feedback Loopâ€, IEEE conference 978-1-4673-6853-7/17/$31.00, 2017.

      [10] A. Cherkaoui, V. Fischer, L. Fesquet, and A. Aubert, “A very high speed true random number generator with entropy assessment,†in International Conference on Cryptographic Hardware and Embedded Systems. https://doi.org/10.1007/978-3-642-40349-1_11.

      Bassham, L.E. III, Rukhin, A.L., Soto, J., et al.: “SP 800-22 rev. 1a. A statistical test suite for random and pseudorandom number generators for cryptographic applicationsâ€, National Institute of

  • Downloads

  • How to Cite

    Gupta, R., Pandey, A., & K.Baghel, R. (2018). Efficient design of chaos based 4 bit true random number generator on FPGA. International Journal of Engineering & Technology, 7(3), 1783-1785. https://doi.org/10.14419/ijet.v7i3.16586