Encoding Schemes for Reducing Transition Activity and Power Consumption in VLSI Interconnects-A Review

  • Authors

    • Vithyalakshmi. N
    • Nagarajan P
    • Ashok Kumar.N
    • Vinoth. G.S
    2018-08-04
    https://doi.org/10.14419/ijet.v7i3.1.16792
  • Static power dissipation, dynamic power dissipation, Self Transition, Coupling Transition, Encoding, CMOS, Low power

  • Abstract

    Low power design is a foremost challenging issue in recent applications like mobile phones and portable devices. Advances in VLSI technology have enabled the realization of complicated circuits in single chip, reducing system size and power utilization. In low power VLSI design energy dissipation has to be more significant. So to minimize the power consumption of circuits various power components and their effects must be identified. Dynamic power is the major energy dissipation in micro power circuits. Bus transition activity is the major source of dynamic power consumption in low power VLSI circuits. The dynamic power of any complex circuits cannot be estimated by the simple calculations. Therefore this paper review different encoding schemes for reduction of transition activity and power dissipation.

     

  • References

    1. [1] Akl, CJ & Bayoumi, MA 2008, ‘Transition skew coding for global

      [2] on chip interconnects’, in IEEE Transaction on VLSI systems, vol.

      [3] 16, no. 8, pp. 1091-1096.

      [4] Verma, SK & Kaushik, BK 2013, ‘Crosstalk reduction using bus

      [5] encoding in RLC modeled interconnects’, European journal of

      [6] scientific Research, vol. 110, no.1, pp. 106-118.

      [7] Vijay Sundararajan & Keshab K Parhi 2000, ‘Reducing bus transi

      [8] tion activity by limited weight coding with codeword slimming’,

      [9] Proceedings of the 10th great lakes symposium on VLSI, pp. 13- 16.

      [10] Verma, SK & Kaushik, BK 2010, ‘Encoding schemes for reduction

      [11] of power dissipation, crosstalk and delay in VLSI interconnects: A

      [12] Review’, International journal of Recent trends in Engineering and

      [13] technology, vol. 3, no. 4, pp. 74- 79.

      [14] Verma, SK & Kaushik, BK 2012, ‘A bus coding method for cross

      [15] talk and power reduction in RC coupled VLSI interconnects’, In

      [16] ternational journal of VLSI design & Communication systems, vol.

      [17] 3, no. 2, pp.

      [18] Venkateswara Rao, J & Tilak, AVN 2011, ‘A Bus encoding to

      [19] reduce crosstalk noise Effect in system on chip’, International

      [20] Journal of VLSI design & Communication Systems (VLSICS)

      [21] vol.2,no.2, pp. 110-117

      [22] Stan, MR & Burleson, WP 1995, ‘Bus- Invert coding for low power

      [23] I/O’, IEEE Trans. On VLSI, vol. 3, pp. 49-58.

      [24] Sumant Ramprasad, Naresh R Shanbhag & Ibrahim N Hajj 1999,

      [25] ‘A Coding frame work for low power address and data busses’,

      [26] IEEE Transactions on very large scale integration systems, vol. 7,

      [27] no.2, pp. 212-221.

      [28] Shikha Singh & Sulochana Verma, V 2012, ‘Crosstalk noise and

      [29] delay reduction in VLSI interconnects’, International journal of

      [30] advanced technology&Engineering Research (IJATER), vol. 2, no.

      [31] 2, pp. 105-109.

      [32] Sotiriadis, PP & Chandrakasan, A 2000, ‘Low power bus coding

      [33] techniques considering inter-wire capacitances’, Proc. IEEE Cus

      [34] tom Integrated Circuits Conference, pp. 507-510.

      [35] Shankaranarayana Bhat, M & Yogitha Jahnavi, D 2012, ‘Universal

      [36] rotate invert bus encoding for Low power VLSI’, International

      [37] Journal of VLSI design & Communication Systems (VLSICS) vol.

      [38] 3,no.4, pp. 97- 109.

      [39] Sathish, A, Madhavi Latha, M & Lalkishor, K 2011, ‘An efficient

      [40] switching activity reduction technique for on chip data bus’, In

      [41] ternational Journal of Computer Science Issues, vol. 8, Issue 4, no.

      [42] 2, pp. 407-413.

      [43] Sainarayanan, KS, Ravindra, JVR, Kiran T Nath & Srinivas, MB

      [44] 2006, ‘Coding for minimizing energy in VLSI interconnects’, The

      [45] 18th International Conference on Microelectronics, pp. 166-169.

      [46] Prabhakaran, K & Shenbagavelrajan, B 2015, ‘Modified data

      [47] encoding and Decoding scheme for data transmission Technique

      [48] in NoC’, International journal of research and science & technolo

      [49] gy,vol.1, no. 1, pp. 340-348.

      [50] Padmapriya, K 2013, ‘Low power bus encoding for deep sub Mi

      [51] cron VLSI circuits’, International journal of electrical and electron

      [52] ic engineering & telecommunications, vol. 2, no. 2, pp. 68-72.

      [53] Padmapriya, K 2013, ‘Modified bus invert technique for low Pow

      [54] er VLSI design in DSM technology’, International journal of elec

      [55] trical and electronic engineering & telecommunications, vol. 2, no.

      [56] 2, pp. 54-57.

      [57] Nima Jafarzadeh, Maurizio Palesi, Ahmad Khademzadeh & Ali

      [58] Afzali-Kusha 2014, ‘Data Encoding Techniques for Reducing Ener

      [59] gy Consumption in Network-on-Chip’, IEEE Transactions On Very

      [60] Large Scale Integration Systems, vol. 22, no. 3, pp. 675- 685.

      [61] Naveen K Samala, Damu Radhakrishnan & Baback Izadi 2004, ‘A

      [62] Novel Deep Sub-micron Bus Coding for Low Energy’, In Proceed

      [63] ings of the International Conference on Embedded Systems and

      [64] Applications, pp. 25-30

      [65] Mullainathan, SR & Ramkumar, S 2014, ‘Switching reduction

      [66] hrough data encoding techniques in NoC’, Discovery, vol. 23, no. 76,
      pp. 38- 41.

      [67] Muroyama, M, Tarumi, K, Makiyama, K & Yasuura, H 2005, ‘A

      [68] variation aware low power coding methodology for tightly coupled

      [69] buses’, in proceedings of Asia and south pacific Design Automation

      [70] Conference , pp. 557-560.

      [71] Nagendra Babu, G, Deepika Agarwal, Kaushik, BK & Manhas, SK

      [72] 2012, ‘Bus encoder for crosstalk avoidance in RLC modeled inter

      [73] connects’, International journal of VLSI design & Communication

      [74] systems, vol. 3, no.2, pp. 29-39.

      [75] Lindkvist, T, Lofvenberg, J & Gustafsson, O 2004, ‘Deep sub-micron

      [76] bus invert coding’, in Proceedings of the Sixth Nordic Signal

      [77] Processing Symposium, pp. 133-136.

      [78] Madhu Mutyam 2007, ‘Selective shielding A Crosstalk free bus

      [79] coding technique’, IEEE/ACM Conference on Computer aided de

      [80] sign,pp. 618-621.

      [81] [24] Madhu, M, Srinivas Murty, S & Kamakoti, V 2003, ‘Dynamic cod

      [82] ing Technique for Low-Power data bus’, Proceedings of the. IEEE

      [83] computer Society Annual Symposium on VLSI.

      [84] Malathi, SR & Ramya Asmi, R 2013, ‘Reduction of Bus Transition

      [85] for compressed code systems’, International journal of VLSI design

      [86] & Communication systems, vol. 4, no. 1, pp. 123- 134.

      [87] Massimo Alioto, Gaetano Palumbo & Massimo Poli 2006, ‘Energy

      [88] consumption in RC tree circuits’, IEEE transaction on very large

      [89] scale integration systems, vol. 14, no. 5, pp. 452- 461.

      [90] Menon, RV, Chennupati, S, Samala, NK, Radhakrishnan, D & Izadi,

      [91] B 2004, ‘Switching Activity Minimization in Combinational Logic

      [92] Design’, Proceedings of the International Conference on Embedded

      [93] Systems and Applications, pp. 47-53.

      [94] Lekatsas, H, Henkel, J & Wolf, W 2005, ‘Approximate arithmetic

      [95] coding for bus transition reduction in low power designs’, IEEE

      [96] Transactions on Very Large Scale Integration Systems, vol. 13, no.

      [97] 6, pp. 696-706.

      [98] Lin Xie, Peiliang Qiu & Qinru Qiu 2005, ‘Partitioned Bus Coding

      [99] for Energy Reduction’, Asia and south pacific Design Automation

      [100] conference – ASP-DAC, pp. 1280-1283.

      [101] Karunamoy Chatterjee & Subhashis Das 2012, ‘A Novel method for

      [102] analysis of power consumption in VLSI global interconnects’, Inter

      [103] national journal of scientific and Research publications, vol. 2, issue

      [104] 1, pp. 1-5.

      [105] Jorg Henkel & Haris Lekatsas 2001, ‘Adaptive Address bus coding

      [106] for low power deep sub-micron designs’, Design Automation confe

      [107] rence proceeding IEEE publication, pp. 744-749.

      [108] Hong, S, Chung, K, Narayanan, U & Kim, T 2000, ‘Decomposition

      [109] of bus invert coding for low power I/O’, Journal of circuits systems

      [110] and computers, vol. 10, no. 1-2, pp. 101-111.

      [111] Gopala Krishnan, M & Rachelin Sujae, P 2014, ‘System Design for

      [112] Encoding and Decoding to Minimize the Crosstalk in VLSI Circuits’,

      [113] Middle-East Journal of Scientific Research, vol. 20, no. 12,
      pp. 2405-2411.

      [114] Devendra Kumar Sharma, Brajesh Kumar Kaushik & Sharma, RK

      [115] 2014, ‘FDTD based transition time dependent crosstalk analysis for

      [116] coupled RLC interconnects’, Journal of semiconductors, vol. 35, no.

      [117] 5, pp. 1-5.

      [118] Brahmbhatt, AR, Zhang, J, Wu, Q & Qiu, Q 2006, ‘Adaptive low

      [119] power bus encoding based on weighted code mapping’, in Proceed

      [120] ings of IEEE international symposium on circuits and systems.

      [121] Brahmbhatt, AR, Zhang, J, Wu, Q & Qiu, Q 2006, ‘Low power bus

      [122] encoding using an adaptive hybrid algorithm’, in Proceedings of the

      [123] 43rd Annual conference on Design Automation, pp. 987-990.

      [124] Akl, CJ & Bayoumi, MA 2007, ‘Transition skew coding A power

      [125] and area efficient encoding technique for global on chip intercom

      [126] nects’, IEEE Design Automation conference, pp. 696-701.

  • Downloads

  • How to Cite

    N, V., P, N., Kumar.N, A., & G.S, V. (2018). Encoding Schemes for Reducing Transition Activity and Power Consumption in VLSI Interconnects-A Review. International Journal of Engineering & Technology, 7(3.1), 34-38. https://doi.org/10.14419/ijet.v7i3.1.16792

    Received date: 2018-08-03

    Accepted date: 2018-08-03

    Published date: 2018-08-04