Low Power and Low Complexity Flip-Flop Design using MIFGMOS

  • Authors

    • U Ragavendran
    • M Ramachandran
    2018-08-04
    https://doi.org/10.14419/ijet.v7i3.1.17233
  • MIFGMOS, Flip-flop, Low power design, low-power integrated circuits, FGMOS Transistors

  • Abstract

    Sequential logic is essential in many applications as data processing for speech recognition in cochlear implants. In this paper, a family of latches based on floating-gate MOS (FGMOS) transistors is presented. This family takes advantage on the fact that FGMOS logics process data using mostly passive devices, achieving small area and low-power, requirements of modern electronics. Post-layout SPICE simulations from an ON-Semiconductors 0.5 µm CMOS process technology shows improvements over conventional CMOS logic families, making FGMOS latches ideal for low-power applications.

     

     

  • References

    1. [1] S. Aunet, Y. Berg, O. Tjore, Ø. Næss, T. Sæther, “Four-MOSFET Floating-Gate UV- Programmable Elements for Multifunction Binary Logic†Proceedings of the 5th World Multi conference on Systemics, Cybernetics and Informatics, 2001.

      [2] U. Ragavendran, M. Ramachandran, Low Power Spike Analysis of Neuron Circuit with Floating Gate Transistors (FGMOS), International Journal of Pure and Applied Mathematics 119(12), 2018

      [3] T. Shibata & T. Ohmi, “A Functional MOS Transistor Featuring Gate Level Weighted Sum and Threshold Operationsâ€, IEEE Trans. Electron Devices, vol. 39, pp. 1444-1455, 1992.

      [4] Ragavendran, U., M. Ramkumarraja, and M. Ramachandran. "Low power VLSI architecture for LTEx binary to gray converters." In 2017 3rd International Conference on Applied and Theoretical Computing and Communication Technology (iCATccT), pp. 107-109. IEEE, 2017.

      [5] N. H. Waste, K. Eshraghian, “Principles of CMOS VLSI Design,†2nd Ed., Addisson Wesley, Reading, Mass., pp. 217-219, 1998.

      [6] E. Rodriguez-Villegas, G. Huertas, M. J. Avedillo, J. M. Quintana and A. Rueda, “A practical Floating-Gate Muller-C Element Using vMOS Threshold Gatesâ€, IEEE Trans. Circuits and Systems II, vol. 48, pp. 102-106, 2001.

      [7] Duraisamy, K, Ragavendran, U ‘Low Power Analog Multiplier Using MIFGMOS’, Journal of Computer Science (JCS), vol. 9, no. 4, pp. 514-520, 2013.

      [8] L. F. Cisneros-Sinencio, A. Díaz-Sánchez, J. Ramirez-Angulo, "A Novel Serial Multiplier Using Floating Gate Transistors", Proceedings of the IEEE International Symposium on Circuit and Systems ISCAS´2004, Vancouver, CA.

      [9] Ragavendran, U., Viral Mehta, Vishal Fegade, and M. Ramachandran. "Dynamic Analysis of Single Fold Symmetric Composite Laminates." International Journal of Civil Engineering and Technology 8, no. 11 (2017): 536-545.

      [10] Medina-Vazquez, Agustín Santiago, Marco A. Gurrola-Navarro, C. A. Bonilla-Barragan, and JM Villegas Gonzalez. "A technique to improve the transconductance in amplifiers." In Electrical Engineering, Computing Science and Automatic Control (CCE), 2016 13th International Conference on, pp. 1-3. IEEE, 2016.

  • Downloads

  • How to Cite

    Ragavendran, U., & Ramachandran, M. (2018). Low Power and Low Complexity Flip-Flop Design using MIFGMOS. International Journal of Engineering & Technology, 7(3.1), 183-185. https://doi.org/10.14419/ijet.v7i3.1.17233

    Received date: 2018-08-09

    Accepted date: 2018-08-09

    Published date: 2018-08-04