Novel design of multiplexer and demultiplexer using reversible logic gates

  • Authors

    • Veerendra Nath Nune
    • Addanki Purna R
    2018-08-24
    https://doi.org/10.14419/ijet.v7i3.29.18466
  • Reversible Logic Gates, Multiplexer, Demultiplexer, Quantum Cost, VLSI.

  • Abstract

    Reversibility is the prominent technology in the recent era. In reversible logic the number output lines are equal to the number of input lines. In reversible logic the inputs are to be retrieved from the outputs. Reversible logic gates are user defined gates. Reversible logic owns its applications in various fields which include low power VLSI. In this paper multiplexer is implemented using QCA, SAM and QCA & SAM gate. Also demultiplexer is implemented using two new reversible logic gates RAMESH and RAMESH-1 gates. These designs are simulated and synthesized using Xilinx ISE 12.1 and Mentor Graphics tool. The result shows that the proposed designs are more efficient in terms of gate count, quantum cost and power consumption.

     

     

  • References

    1. [1] S.Rambabu, â€Design of Combinational Circuits by Using Reversible Logic Circuitsâ€, International Journal of Engineering Science and Computing, Volume 6, Issue No. 4, pp.3871-3875, 2016.

      [2] D. K. Kole, J. Dutta, A. Kundu, S. Chatterjee, S. Agarwal and T. Kisku, "Generalized construction of quantum multiplexers and de-multiplexers using a proposed novel algorithm based on universal Fredkin gate," 2016 Sixth International Symposium on Embedded Computing and System Design (ISED), Patna, 2016, pp. 82-86. doi: 10.1109/ISED.2016.7977059.

      [3] Rohini H. and Rajashekar S. Design of Reversible Logic based Basic Combinational Circuits. Communications on Applied Electronics 5(9):38-43, September 2016.

      [4] M. Chabi, A. Roohi, R. F. DeMara, S. Angizi, K. Navi and H. Khademol hosseini, "Cost-efficient QCA reversible combinational circuits based on a new reversible gate," 2015 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS), Tehran, 2015, pp. 1-6. doi: 10.1109/CADS.2015.7377779.

      [5] Neha Pannu, Neelam Rup Prakash, â€A Power-Efficient Multiplexer using Reversible Logicâ€, Indian Journal of Science and Technology, Vol 9(30), pp. 1-7, 2015.

      [6] S. Mamataj, B. Das, A. Rahaman, â€Realization of Different Multiplexers by Using COG Reversible Gateâ€, International Journal of Electronics and Electrical Engineering ,Vol. 3, No. 5, pp. 365-371, 2015.

      [7] L. Gopal, N. Raj, A. A. Gopalai and A. K. Singh, "Design of reversible multiplexer/de-multiplexer," 2014 IEEE International Conference on Control System, Computing and Engineering (ICCSCE 2014), BatuFerringhi, 2014, pp. 416-420. doi: 10.1109/ICCSCE.2014.7072755.

      [8] Rakshith Saligram, Shrihari Shridhar Hegde, Shashidhar A Kulkarni, HR Bhagyalakshmi and M K Venkatesha, "Design of Fault Tolerant Reversible Multiplexer based Multi-Boolean Function Generator using Parity Preserving Gates," International Journal of Computer Applications (0975 – 8887), Volume 66– No.19, March 2013.

      [9] Sumit Gugnani, Arvind Kumar, â€Synthesis of Reversible Multiplexers “,International Journal of Scientific & Engineering Research, Volume 4, Issue no.7,pp. 1859-1863, 2013.

      [10] Md. Selim Al Mamun, David Menville,â€Quantum Cost Optimization for Reversible Sequential Circuitâ€, (IJACSA) International Journal of Advanced Computer Science and Applications, Vol. 4, No. 12, pp. 15-21, 2013.

      [11] Arijit Roy, Dibyendu Chatterjee and Subhasis Pal, “Synthesis of Quantum Multiplexer Circuits,†IJCSI International Journal of Computer Science Issues, Vol. 9, Issue 1, No 3, January 2012.

      [12] Y. Syamala and A.V.N Tilak, “Synthesis of Multiplexer and Demultiplexer Circuits using Reversible Logic,†Int. J. of Recent Trends in Engineering and Technology, Vol. 4, No. 3, Nov 2010.

  • Downloads

  • How to Cite

    Nath Nune, V., & Purna R, A. (2018). Novel design of multiplexer and demultiplexer using reversible logic gates. International Journal of Engineering & Technology, 7(3.29), 80-87. https://doi.org/10.14419/ijet.v7i3.29.18466

    Received date: 2018-08-28

    Accepted date: 2018-08-28

    Published date: 2018-08-24