Analysis of Symmetric and Asymmetric Multilevel Inverter Topologies Using Reduced Number of Switching Devices Circuit Structure

  • Authors

    • M. H. Yatim
    • A. Ponniran
    • A. A. Bakar
    • A. N. Kasiran
    • K. R. Noor
    • J.N. Jumadril
    2018-11-30
    https://doi.org/10.14419/ijet.v7i4.30.22127
  • Pulse Width Modulation, Sinusoidal Pulse Width Modulation, Symmetric and Asymmetric Multilevel Inverter, Total Harmonic Distortion

  • This paper presents symmetric and asymmetric multilevel inverter principles using reduced number of switching devices circuit structure. Principally, asymmetric multilevel inverter topology able to produce higher output voltage level without modification of the structure in order to reduce total harmonic distortion at the output voltage. In contrast, the number of switching devices need to be increased with symmetric principle when higher output voltage level is considered. In this study, 5-level reduced number of switching devices circuit structure is selected as a circuit configuration for symmetric (5-level structure) and asymmetric (7-level and 9-level structures) multilevel inverters. For switching strategy, modified pulse width modulation and sinusoidal pulse width modulation are selected to produce output voltage levels of the inverter. Modified pulse width modulation used low switching frequency in producing signal and needs higher output voltage levels to achieve low total harmonic distortion. In contrast, sinusoidal pulse width modulation used high switching frequency in order to minimize total harmonic distortion. Theoretically, total harmonic distortion is reduced when number of output voltage level is increased for both cases. The findings show that, the 9-level asymmetric topology has lower total harmonic distortion compared to the 5-level symmetric topology and 7-level asymmetric topology, whereby these inverters using the same circuit configuration. The results show that, the total harmonic distortions of 9-level asymmetric topology, 7-level asymmetric topology and 5-level symmetric topology are 14.54%, 18.08% and 26.92%, respectively with sinusoidal pulse width modulation switching strategy. Meanwhile, with modified pulse width modulation switching strategy, the total harmonic distortions of 9-level asymmetric topology, 7-level asymmetric topology and 5-level symmetric topology are 18.7%, 21.68% and 28.99%, respectively. Therefore, 9-level asymmetric with sinusoidal pulse width modulation switching strategy show the lowest total harmonic distortion with optimum number of switching devices.

  • References

    1. [1] Malinowski M, Gopakumar K, Rodriguez J & Perez MA, “A Survey on Cascaded Multilevel Invertersâ€, IEEE Trans. Ind. Electron., Vol. 57, No. 7, (2010), pp. 2197–2206.

      [2] Babaei E, Alilu S, Laali S & Member S, “A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridgeâ€, IEEE Trans. Ind. Electron., Vol. 61, No. 8, 2014, pp. 3932–3939.

      [3] Jimenez OL, Vargas RA, Aguayo J, Arau JE, Vela G & Claudio A, “THD in cascade multilevel inverter symmetric and asymmetricâ€, Proc. - 2011 IEEE Electron. Robot. Automot. Mech. Conf. CERMA, (2011), pp. 289–295.

      [4] Mosa M, Balog RS, Abu-Rub H & Elbuluk M, “A modified symmetric and asymmetric multilevel power inverter with reduced number of power switches controlled by MPCâ€, in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), (2017), pp. 488–493.

      [5] Mokhberdoran A & Ajami A, “Symmetric and Asymmetric Design and Implementation of New Cascaded Multilevel Inverter Topologyâ€, IEEE Trans. Power Electron., Vol. 29, No. 12, 204, pp. 6712–6724.

      [6] Zinoviev GS & Lopatkin NN, “Evolution of multilevel voltage source invertersâ€, in 2008 9th International Conference on Actual Problems of Electronic Instrument Engineering, (2008), Vol. 1, pp. 125–136.

      [7] H HH, P A, K NA, H MA, G DA, Yatim MH, “A Single Phase 7-Level Cascade Inverter Topology with Reduced Number of Switches on Resistive Load by Using PWMâ€, J. Phys. Conf. Ser., Vol. 995, No. 1, pp. 12061, 2018.

      [8] Landge SS, Kamble VS & Shingare SS, “Simulation of Seven Level Asymmetric Multilevel Inverterâ€, Int. J. Electr. Electron., Vol. 4, No. 1, (2014), pp. 187–196.

      [9] Prathiba T & Renuga P, Performance analysis of symmetrical and asymmetrical cascaded H bridge inverter, Vol. 13. 2013.

      [10] Yatim MH, Ponniran A, Zaini MA, Shaili MS, Ngamidun NAS, & Kasiran AN, “Symmetrical and Asymmetrical Multilevel Inverter Structures with Reduced Number of Switching Devicesâ€, Indones. J. Electr. Eng. Comput. Sci., Vol. 11, No. 1, (2018), pp. 144–151.

      [11] Chaudhari HN, Patel DA, Patel DM & Chaudhari MA, “Comparison of Symmetrical and Asymmetrical Cascaded Current Source Multilevel Inverterâ€, Int. J. Res. Eng. Technol., (2013), pp. 175–178.

      [12] Lu Y. Jiao PP & Zhang B, “The principle and realization of single-phase SPWM wave based on the counter methodâ€, 2012 3rd Int. Conf. Syst. Sci. Eng. Des. Manuf. Informatiz. ICSEM 2012, Vol. 1, (2012), pp. 10–13.

  • Downloads

  • How to Cite

    Yatim, M. H., Ponniran, A., Bakar, A. A., Kasiran, A. N., Noor, K. R., & Jumadril, J. (2018). Analysis of Symmetric and Asymmetric Multilevel Inverter Topologies Using Reduced Number of Switching Devices Circuit Structure. International Journal of Engineering & Technology, 7(4.30), 234-239. https://doi.org/10.14419/ijet.v7i4.30.22127