Efficient Hardware Design of In-Loop Filter for High-Performance HEVC Encoder

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    Background/Objectives: An HEVC encoder consists of an in-loop and deblocking filter. In this paper, we propose an efficient in-loop filter hardware architecture for high performance HEVC encoder.

    Methods/Statistical analysis: The proposed in-loop filter hardware structure is divided into deblocking filter, SAO, and in-loop filter scheduler. The proposed deblocking filter uses an internal line buffer to reduce the overhead of external memory access in order to minimize hardware footprint. SAO has a high throughput with a 4x4 block size unit operation. It uses minimal hardware area by simplifying the equation used to determine the offset value.

    Findings: The in-loop filter hardware structure of the HEVC encoder proposed in this paper is synthesized at 260MHz with 90nm cell library, and it is possible to process 262.78K gates and 8K@120Fps in real time.

    Improvements/Applications: The proposed in-loop filter hardware architecture can be applied to high-performance HEVC video codec hardware, and it can be used as an individual filter because of in-loop filter characteristics.

     

     


  • Keywords


    HEVC, In-Loop filter, Deblocking filter, SAO, Hardware design

  • References


      [1] The Zettabyte Era: Trends and Analysis, Trend 4: Applications traffic growth [Internet]. CISCO; 2017 [updated 2017 Jun 7; cited 2018 Aug 27]. Available from: https://www.cisco.com/c/en/us/solutions/collateral/service-provider/visual-networking-index-vni/vni-hyperconnectivity-wp.html#_Toc484556821

      [2] Wiegand T, Sullivan GJ, Bjontegaard G, Luthra A. Overview of the H.264/AVC Video Coding Standard. IEEE Transactions on Circuits and Systems for Video Technology. 2003 Jul;13(7):560-576.

      [3] ITU- SG16WP3, ISO/IEC JCT1/SC29/WG11. High Efficiency Video Coding (HEVC) Text Specification Draft 10 (for FDIS & Content). JCTVC document L1003. Geneva; 2013. Available from: http://phenix.it-sudparis.eu/jct/doc_end_user/current_document.php?id=7243

      [4] Sullivan GJ, Ohm J, Han W. Overview of the High Efficiency Video Coding (HEVC) Standard. IEEE Transactions on Circuits and Systems for Video Technology. 2012 Dec;22(12):1649-68.

      [5] Souza DF, Ilic A, Roma N, Sousa L. HEVC In-Loop Filters GPU Parallelization in Embedded Systems. In: Proceedings of the 2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XV); 2015 Jul 19-23; Samos, Greece. IEEE; 2015 [cited 2018 Aug 27]; p. 123-30. Available from: IEEE Xplore.

      [6] Bossen F, Bross B, Suhring K, Flynn D. HEVC Complexity and Implementation Analysis. IEEE Transactions on Circuits and Systems for Video Technology. 2012 Dec;22(12):1685-96.

      [7] Ozcan E, Adibelli Y, Hamzaoglu I. A High Performance Deblocking Filter Hardware for High Efficiency Video Coding. IEEE Transactions on Consumer Electronics. 2013 Aug;59(3):714-20.

      [8] Choi Y, Joo J. Exploration of Practical HEVC/H.265 Sample Adaptive Offset Encoding Policies. IEEE Signal Processing Letters. 2015 Apr;22(4):465-8.

      [9] Hautala I, Boutellier J, Hannuksela J, Silven O. Programmable Low-Power Multicore Coprocessor Architecture for HEVC/H.265 In-Loop Filtering. IEEE Transactions on Circuits and Systems for Video Technology. 2015 Jul;25(7) 1217-30.

      [10] Srinivasarao BKN, Chakrabarty I, Ahmad MN. High-Speed Low-Power Very-Large-Scale Integration Architecture for Dual-Standard Deblocking Filter. IET Circuits, Devices & Systems. 2015 Sept;9(5):377-83.

      [11] Abeydeera M, Karunaratne M, Karunaratne G, Silva KD, Pasqual A. 4K Real-Time HEVC Decoder on an FPGA. IEEE Transactions on Circuits and Systems for Video Technology. 2016 Jan;26(1):236-49.

      [12] Hsu P, Shen C. The VLSI Architecture of a Highly Efficient Deblocking Filter for HEVC Systems. IEEE Transactions on Circuits and Systems for Video Technology. 2017 May;27(5):1091-103.

      [13] Baldev S, Shukla K, Gogoi S, Rathore PK, Peesapati R. Design and Implementation of Efficient Streaming Deblocking and SAO Filter for HEVC Decoder. IEEE Transactions on Consumer Electronics. 2018 Feb;64(1):127-135.

      [14] Kim H, Ko J, Park S. An Efficient Architecture of In-Loop Filters for Multicore Scalable HEVC Hardware Decoders. IEEE Transactions on Multimedia. 2018 Apr;20(4):810-24.

      [15] Zhang Y, Shen T, Ji X, Zhang Y, Xiong R. Residual Highway Convolutional Neural Networks for In-Loop Filtering in HEVC. IEEE Transactions on Image Processing. 2018 Aug;27(8):3827-41.

      [16] Norkin A, Bjontegaard G, Fuldseth A, Narroschke M, Ikeda M, Andersson K, et al. HEVC Deblocking Filter,” IEEE Transactions on Circuits and Systems for Video Technology. 2012 Dec;22(12):1746-54.

      [17] Fu C, Alshina E, Alshin A, Huang Y, Chen C, Tsai C, et al. Sample Adaptive Offset in the HEVC Standard. EEE Transactions on Circuits and Systems for Video Technology. 2012 Dec;22(12):1755-64.

      [18] Peesapati R, Das S, Baldev S, Ahamed SR. Design of Streaming Deblocking Filter for HEVC Decoder. IEEE Transactions on Consumer Electronics. 2017 Aug;63(3):1-9.

      [19] Zhou W, Zhang J, Zhou X, Liu Z, Liu X. A High-Throughput and Multi-Parallel VLSI Architecture for HEVC Deblocking Filter. IEEE Transactions on Multimedia. 2016 Jun;18(6):1034-47.

      [20] Shen W, Fan Y, Bai Y, Huang L, Shang Q, Liu C, et al. A Combined Deblocking Filter and SAO Hardware Architecture for HEVC. IEEE Transactions on Multimedia. 2016 Jun;18(6):1022-33.

      [21] Mody M, Garud H, Nagori S, Mandal DK. High throughput VLSI Architecture for HEVC SAO Encoding for Ultra HDTV. In: 2014 IEEE International Symposium on Circuits and Systems (ISCAS); 2014 Jun 1-5; Melbourne VIC, Australia. IEEE; 2014 [cited 2018 Aug 27]; p. 2620-3. Available from: IEEE Xplore.

      [22] Zhou J, Zhou D, Wang S, Zhang S, Yoshimura T, Goto S. A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ultra-HD TV Encoding. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2017 Feb;25(2):714-24


 

View

Download

Article ID: 22531
 
DOI: 10.14419/ijet.v7i3.24.22531




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.