Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog

  • Authors

    • Harish M S M S
    • Jayadevappa D
    2018-12-09
    https://doi.org/10.14419/ijet.v7i4.36.23810
  • Image Segmentation, MRI, Contourlet transform, Active contours.

  • Abstract

    As a part of my ongoing research on implementation of multi core hybrid processor on FPGA, I have developed data flow designs for most popularly used 20 processor instructions.  I have made digital design, wrote code in Verilog HDL and simulated all the 20 instructions using Xilinx ISE 14.5. The data flow designs, symbolic representation and simulation results are explained in detail in this technical paper. This is partial implementation of Hybrid Processor & the other sub modules implementation on Xilinx FPGA will be published in my subsequent technical paper.

     

  • References

    1. Mrudul S. Ghaturle and R. D. Kadam “Design and Simulation of Decoder Unit of 32-Bit RISC Processorâ€, International Journal for Research in Applied Science & Engineering Technology (IJRASET), ISSN: 2321-9653 Vol. 5 Issue 7, July 2017.

      [2]. Mohammad Gousuddin H Maniya, Sujatha Hiremath, “Design and Implementation o 64 bit RISC Processor on FPGAâ€, International Journal of Advancement in Engineering Technology, Management and Applied Science, ISSN: 2349-3224 Vol. 3, Issue 2, May 2016.

      [3]. Priyavrat Bhardwaj, “Design& Simulation of A 32-Bit RISC Based MIPS Processor Using Verilogâ€, International Journal of Research in Engineering and Technology, Vol. 05, Issue 11, Nov. 2016.

      [4]. Anu Mariam John, ShilpiVarshney, “FPGA Implementation of 32-bit MIPS Processor with CISC Multiplication Operatonâ€, International Journal of Engineering Research and Technology (IJERT) ISSN: 2278-0181, Vol. 4 Issue, issue 11, Nov. 2015.

      [5]. Akshatha Rai K and Basavaraj H J, “Novel Design of Dual Core RISC Architecture Implementationâ€, Proceedings of 3rd IRF International Conference, 7th March 2015, Mysore, ISBN: 978-93-82702-74-0.

      [6]. S.Suresh and R.Ganesh, “FPGA Implementation of MIPS RISC Processorâ€, International Journal of Engineering Research and Technology, Vol. 3, Issue 1, January 2014.

      [7]. Saraswthi P and M K Chandrasen, “Implementation Of FPGA Based 32-Bit CISCCPU Design International Journal of Advanced Research in Computer and Communication Engineering, Vol. 3, Issue 2, Feb. 2014.

      [8]. Wojciech Wójcik, Jacek DÅ‚ugopolski, “FPGA-Based Multi-Core Processorâ€, Computer Science, 14 (3) 2013. http://dx.doi.org/10.7494/csci.2013.14.3.459.

      [9]. Vijay R. Wadhankar and VaishaliTehre, “A FPGA Implementation of a RISC Processor for Computer Architectureâ€, National Conference on Innovative Paradigms in Engineering & Technology (NCIPET-2012).

      [10]. Harisha M. S and D. Jayadevappa, “Innovative Architecture for FPGA based Multicore Hybrid Processorâ€, International Journal of Scientific & Engineering Research, Vol. 7, Issue 6, June 2016, ISSN 2229-5518.

      [11]. Harisha M. S and D. Jayadevappa “A Survey of Various Processor Types and Design Architecturesâ€, International Journal of Emerging Technology and Advanced Engineering ISSN 2250-2459, Vol. 8, Issue 2, Feb. 2018.

      [12]. Harisha M. S and D. Jayadevappa “A Comprehensive Survey of Various Processor types and Latest Architecturesâ€, International Journal of Research and Scientific Innovation (IJRSI), Vol. 5, Issue 4, April 2018, ISSN 2321–2705.

  • Downloads

  • How to Cite

    M S, H. M. S., & D, J. (2018). Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog. International Journal of Engineering & Technology, 7(4.36), 373-382. https://doi.org/10.14419/ijet.v7i4.36.23810

    Received date: 2018-12-12

    Accepted date: 2018-12-12

    Published date: 2018-12-09