Two Cell Fault Models and Parasitic RC Test Method for Embedded SRAM

  • Authors

    • M. Parvathi
    2018-11-26
    https://doi.org/10.14419/ijet.v7i4.29.26262
  • Two cell SRAM, parasitic extraction, defect induced layout, capacitance effect

  • The existing research on two cell memory faults was not adequate to identify the current technology prone defects. The gaps in the invention of test methods and fault models in related to two-cell SRAM is lead to the development of new test techniques, that are presented in this paper. The cell size reduction in present day technologies will give effect on bit line and coupling capacitance, due to capacitive nature through coupling, each cell will get influence of its neighbouring cells, prone to the faulty behaviour. In addition, parasitic node capacitance and faulty node voltage of a defective node can induce serious parasitic effects on the electrical behaviour of SRAMs. This paper is focused on analysis of characterization of two-cell fault models using bridge or short as defect model in the electrical environment and further evaluates the necessary conditions to induce worst-case coupling effects. The proposed method guarantees detecting all two-cell faults in the presence of capacitive coupling and worst-case neighbourhood data for any possible open or short defect.

     

  • References

    1. [1] Said Hamdioui, “Dynamic Faults in Random-Access-Memories: Concept, Fault Models and Testsâ€, Journal of Electronic Testing: Theory and Applications, Kluwer Academic Publishers, 2003,pp: 195–205.

      [2] Said Hamdioui, Ad J. van de Goor, Mike Rodgers, “Linked Faults in Random Access Memories: Concept, Fault Models, Test Algorithms, and Industrial Resultsâ€, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 23, No. 5, May 2004, 0278-0070/04, 2004 IEEE, pp:737-756.

      [3] A. Benso, A. Bosio, S. Di Carlo, G. Di Natale, P. Prinetto, “Automatic March Tests Generations for Static Linked Faults in SRAMsâ€, 3-9810801-0-6/2006 EDAA.

      [4] Bosio A., Di Carlo S., Di Natale G., Prinetto P., “March AB, a State-of-the-Art March Test for Realistic Static Linked Faults and Dynamic Faults in SRAMsâ€, IET Computers & Digital Techniques Vol. 1, No. 3, 2007, pp. 237-245.

      [5] Petru CaÅŸcaval, Radu Silion, Doina CaÅŸcaval and Cristina Huzum, “A fault primitive based model of all static four-cell coupling faults in Random-Access Memoriesâ€, Universitatea Tehnica, Gheorghe Asachi din IaÅŸi Tomul LIV (LVIII), Fasc. 1, 2008, pp:55-65.

      [6] Said Hamdioui, and Ad J. van de Goor, “Efficient Tests for Realistic Faultsin Dual-Port SRAMsâ€, IEEE Transactions on Computers, Vol. 51, No. 5, May 2002, 0018-9340/02/2002 IEEE, pp:460-473.

      [7] Pradeep Nagaraj, Shambhu Upadhyaya, Kamran Zarrineh, Dean Adams, “Defect Analysis and a New Fault Model for Multi-Port SRAMsâ€, Proceedings of the 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’01), 1063-6722/2001 IEEE.

      [8] Said Hamdioui, Ad J. van de Goor, David Eastwick, Mike Rodgers, “Detecting Unique Faults in Multi-Port SRAMsâ€, Proceedings of the 10th Asian Test Symposium (ATS.01), 1081-7735/2001 IEEE.

      [9] Said Hamdioui, and Ad J. van de Goor, “Thorough Testing of Any Multiport Memory With Linear Testsâ€, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 2, February 2002, 0278–0070/2002 IEEE, 0278-0070(02)01047-3., pp:217-231.

      [10] Said Hamdioui, Ad J. van de Goor, Mike Rodgers, “Linked Faults in Random Access Memories: Concept, Fault Models, Test Algorithms, and Industrial Resultsâ€, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 23, No. 5, May 2004, 0278-0070/04, 2004 IEEE, pp:737-756.

      [11] M. Parvathi, K. Satya Prasad, N. Vasantha, “Testing of Embedded SRAMs using Parasitic Extraction Methodâ€, Robotic, Vision, Signal Processing and Power Applications (ROVISP), Empowering Research and Innovation, Editors: Ibrahim, H., Iqbal, S., Teoh, S.S., Mustafa, M.T. (Eds.). ISBN 978-981-10-1721-6 ISSN: 1876-1100, Feb-2016, Springer LNEE.

      [12] M. Parvathi, “New March Elements for faults due to Open Defects in eSRAMâ€, International Conference on Digital Content and Applications (ICDCA-STEM Conference-Jan 2018), Sydney, Australia.

  • Downloads

  • How to Cite

    Parvathi, M. (2018). Two Cell Fault Models and Parasitic RC Test Method for Embedded SRAM. International Journal of Engineering & Technology, 7(4.29), 235-238. https://doi.org/10.14419/ijet.v7i4.29.26262