Dynamic Threshold MOSFET for Low Power VLSI Circuit Design

  • Authors

    • Puneet Kumar Mishra
    • Amrita Rai
    • Mayank Rai
    • Amit Sehgal
    2018-12-13
    https://doi.org/10.14419/ijet.v7i4.39.27731
  • Dynamic threshold MOS, Silicon-on-Insulator, substrate bias, propagation delay, SPICE
  • In this abstract, we investigate a noble low power VLSI logic design technique by applied substrate bias to MOSFET & control threshold voltage (VTH) of MOSFET device  i.e. dynamic threshold MOS (DTMOS) logic design for combinational digital logic gates. DTCMOS logic design has larger driving ability with low leakage current ( i.e. low power dissipation) as compare to  ratio-less static CMOS logic design. DTMOS approach that takes advantage of partially-depleted SOI technology, by providing an fitting substrate bias that varies according to gate voltage(VG), As we know that  the VTH of the device is depending on its VG (i.e.by vary gate voltage we control the VTH of MOSFET). Under above circumstances, an improvement in delay while using less power than conventional transistors can be achieved. The behavioural comparison of DTMOS & CMOS logic design circuit are funded with respect to parameters such as Power dissipation, Propagation delay & Figure of merit evaluated through circuit simulator CAD tool HSPICE.

     

     
  • References

    1. [1] K. Ragini, Dr. M. Satyam & Dr. B.C. Jinaga, “Variable Threshold MOSFET Approach (through Dynamic Threshold MOSFET) for universal Logic Gates†International Journal of VLSI Design & Communication systems (VLSICS), Vol.1, No.1, March 2010.

      [2] Dr. Ragini K., Dr. Satyam M.& Dr. Jinaga B. C.,“Variable Threshold MOS circuits†International Journal of Modern Engineering Research (IJMER), Vol.3, Issue.6, Nov-Dec.2013.

      [3] Lindert, N., Sugii, T. “Dynamic Threshold Pass-Transistor Logic for improved Delay at Low Power supply voltages†IEEE Journal of SOLID STATE circuits, Vol.34,No.1,January1999.

      [4] Vandana Niranjan, Akanksha Singh, & Ashwani Kumar, “Dynamic threshold MOS transistor for Low Voltage Analog circuits†(IJSRET) ISSN 2278-0082 ICRTIET-2014 Conference, 30-31 August, 2014.

      [5] A.Drake, K. Nowka, R. Brown: “ Evaluation of Dynamic-Threshold Logic for Low-Power VLSI Design in 0.13um PD-SOI†,VLSI-SOC,pp. 263-266, 2003

      [6] Nida-Ul-Amin, Arpanjeet Kaur, H. Najeeb-Ud-Din Shah, “Comprehensive Study of SOI-DTMOS for Low Voltage & Low Power RF Applications†International Journal of Applied Engineering Research, ISSN 0973-4562, Vol.7 No. 11 (2012).

      [7] V. Ferlet Cavrois, O. Musseau, J. L Leray, “Total Dose Behaviour of Partially Depleted SOI Dynamic VTHMOS (DTMOS) for Very Low Supply Voltage Applications†CEA/DRIF, BP12, 91680, France (1999).

      [8] Fariborz Assaderaghi, Dennis Sinitsky, Stephen A. Parke, Jeffrey Bokor, Ping K. Ko, Fellow, Chenming Hu, “Dynamic Threshold- Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI†IEEE Transaction on Electron Devices, Vol.44, No. 3, March 1997.

      [9] J. P. Colinge, “An SOI voltage-controlled bipolar-MOS device,†IEEE Trans. Electron Devices, vol. ED-34, pp. 845–849, Apr. 1987.

      [10] Fariborz Assaderaghi, Dennis Sinitsky, Stephen Parke, Jeffrey Bokor, Ping K. Ko & Chenming Hu “A Dynamic VTHMOSFET (DTMOS) for Very Low Voltage Operationâ€; IEEE Electron Device Letters, Vol.15, No. 12, December 1994.

      [11] Alan J. Drake, Kevin J. Nowka, Richard B.Brown.“Evaluation of Dynamic-Threshold Logic for Low-Power VSLI Design in 0.13um PD-SOIâ€

      [12] Hendrawan Soeleman, Kaushik Roy & Bipul C. Paul; “Robust Sub-Threshold Logic for Ultra-Low Power Operation†IEEE Transactions on VLSI systems, VOL.9, No.1, February 2001.

      Sonam & Richa srivastava “Dynamic Threshold MOS (DTMOS) & its Apllications†International Journal of Science, EnginTheering & Technology Research (IJSETR) Volume 5, Isuue 6, June 2016.
  • Downloads

  • How to Cite

    Kumar Mishra, P., Rai, A., Rai, M., & Sehgal, A. (2018). Dynamic Threshold MOSFET for Low Power VLSI Circuit Design. International Journal of Engineering & Technology, 7(4.39), 932-935. https://doi.org/10.14419/ijet.v7i4.39.27731