Synthesization of Low power Folded Tree Digital Signal Processor Architecture for WSN Applications
-
2018-12-13 https://doi.org/10.14419/ijet.v7i4.39.27747 -
Wireless sensor network nodes, low power Folded-tree, Parallel prefix operations. -
Abstract
To monitor the execution of Wireless Sensor Network (WSN) applications effectively, different parameters like pressure, viscosity etc., to be measured accurately. A unique WSN environment is to be established through radio communication. The main requirement for this is high energy consumed wireless network sensor nodes. This paper presents unique design of low power folded tree architecture for wireless network sensor’s data processing through parallel prefix operations and data localization equipment.
Â
Â
Â
-
References
[1] P. Sanders and J. Traff, “Parallel prefix (scan) algorithms for MPI,†in Proc. Recent Adv. Parallel Virtual Mach. Message Pass. Interf., 2006, pp. 49–57.
[2] G. Blelloch, “Scans as primitive parallel operations,†IEEE Trans. Comput., vol. 38, no. 11, pp. 1526–1538, Nov. 1989.
[3] N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. Reading, MA, USA, Addison Wesley, 2010.
[4] J. Backus, “Can programming be liberated from the von neumann style?†in Proc. ACM Turing Award Lect., 1977, pp. 1–29.
[5] Shaik. Mahaboob Basha and B. C. Jinaga, “A robust approach for qualitative compression in JPEG 2000 standard,†2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, Hyderabad, 2012, pp.224-228.
-
Downloads
-
How to Cite
G. Kiran Kumar, M., & Shaik.Mahaboob Basha, D. (2018). Synthesization of Low power Folded Tree Digital Signal Processor Architecture for WSN Applications. International Journal of Engineering & Technology, 7(4.39), 1007-1010. https://doi.org/10.14419/ijet.v7i4.39.27747Received date: 2019-02-21
Accepted date: 2019-02-21
Published date: 2018-12-13