ScalabletTest Framework for device driver validation
-
2019-06-30 https://doi.org/10.14419/ijet.v7i4.28509 -
Device Drivers, Framework, Test Bench, Test Case. -
Abstract
Real-time embedded systems are increasingly being implemented on system-on-chip (SoC) devices in order to take advantage of lower power consumption, lower unit cost, and higher integration. These SoCs have processors, memory, peripherals, controllers, and other subsystems on the same silicon die. Based on the different business requirements wide variety of SoCs are designed and manufactured.
The application development on these SoCs requires device drivers for communicating with the peripherals. Some of the most common device driver categories are: Serial (I2C, SPI, UART), Storage (MMC/SD, NAND etc), Audio, Connectivity (USB), Networking and Video. The interfaces and implementation of these device drivers vary with different SoCs and RTOS (e.g. DSP/BIOS, PrOSetc).
With increasing number of SoCs and less time to market, the device driver validation needs to be efficient and reliable. Typically test benches or test suites are developed to carry out the validation. Such test benches should have an architecture that helps plugging in new testcases easily, provide test case portability across SoCs and RTOS, enable ease of use, help in regression tests, provide better maintainability and improved time to market.
The purpose of this paper is to explain the architecture of the test bench that we have developed. We also want to share the details on prior work/experience, what motivated us to develop the test bench. We will also cover the impact of these test benches across different teams within our organization and our customers. Finally we will conclude with the status of current work and future plans.
Â
Â
-
References
[1] Dan Williams, Patrick Reynolds, Kevin Walsh, Emin Gun Sirer, Fred B. Schneider “Device Driver Safety Through a Reference Validation Mechanismâ€
[2] JianjunDuan, John Regehr, "Correctness Proofs for Device Drivers in Embedded Systems"
[3] Shunan Mu, Guoqing Pan, Zhihao Tian and JianchengFeng“A survey of virtual prototyping Techniques for system development and Validationâ€
[4] P. Nagabhushan Reddy, Dr. T. Bhaskara Reddy, “Latest Power Management Technologies for Mobile Computing Devicesâ€
[5] P. Rashinkar, P. Paterson, and L. Singh, System-on-a-Chip Verification Methodology and Techniques. Springer US, 2002.
[6] P. Nagabhushan Reddy, Dr. T. Bhaskara Reddy, “Test bench Design for validating Inter Processor Communication (IPC) in a multi-core SoCâ€
[7] Cristiano Calcagno, Dino Distefano, Jeremy Dubreil, Dominik Gabi, Pieter Hooimeijer, Martino Luca, Peter O’Hearn, Irene Papakonstantinou, Jim Purbrick, and Dulma Rodriguez “Moving Fast with Software Verificationâ€
[8] N. Gupta and C. Harakchand, “Embracing the FPGA Challenge for Processor Design Verification,†in 2014 15th International Microprocessor Test and Verification Workshop, Dec 2014, pp. 39–43. [8] K. Kayamuro, T. Sasaki, Y. Fukazawa, and T. Kondo, “A Rapid Verification Framework for Developing Multi-core Processor,†in 2016 Fourth International Symposium on Computing and Networking (CANDAR), Nov 2016, pp. 388–394
[9] C. Spear and G. Tumbush, SystemVerilog for Verification, Third Edition: A Guide to Learning the Testbench Language Features. Springer Publishing Company, Incorporated, 2012.
[10] S. Sarkar, G. S. Chanclar, and S. Shinde, “Effective IP reuse for high quality SOC design,†in Proceedings 2005 IEEE International SOC Conference, Sept 2005, pp. 217–224.
[11] D. Stow, I. Akgun, R. Barnes, P. Gu, and Y. Xie, “Cost Analysis and Cost-driven Ip Reuse Methodology For Soc Design Based On 2.5d/3d Integration,†in 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov 2016, pp. 1–6.https://doi.org/10.1145/2966986.2980095.
-
Downloads
-
How to Cite
Nagabhushan Reddy, P., & T. Bhaskara Reddy, D. (2019). ScalabletTest Framework for device driver validation. International Journal of Engineering & Technology, 7(4), 6649-6651. https://doi.org/10.14419/ijet.v7i4.28509Received date: 2019-03-18
Accepted date: 2019-06-13
Published date: 2019-06-30