A Lobal Optimization Algorithm for VLSI Floor planning Problems
Keywords:Floorplanning, , Genetic Algorithm, Stimulated Annealing, PSO, Area Optimization
Floorplanning is an important step for building a module design methodology. Floorplanning give early feedback that evaluates field of study choices, estimates chip space ,delay and congestion caused by wiring. As technology advances, style complexness are increasing and therefore the circuit size is obtaining larger. To deal with the increasing style complexness, hierarchic style and holding modules are widely used. This makes floorplanning coming up with way more essential to the standard of a really massive Scale Integration (VLSI) style, for several years, floorplanning comes up with could be an essential step, because it sets up the bottom work for a layout. However, the method of crucial blocks, shapes and positions with space step-down objective and ratio demand is observed as floorplanning. Common strategy for blocks floorplanning is to see within the 1st part so the relative location of the blocks to every different supported connection-cost criteria, within the second step, block filler is performed with the goal of minimizing the chip space and therefore the location of every block is finalized. From the machine purpose of read, VLSI floorplanning is NP-hard. The answer area can increase exponentially with the expansion of circuit scale, so it's tough to seek out the best answer by exploring the world answer area. To handle this complexness swarm based optimisation technique has opted during this projected work. A generalize answer has developed to require care of space likewise as interconnection wire length. to realize this weighted objective perform has outlined. the benefits of PSO like simplicity in implementation, and the Stimulated Annealing is used to reduce the hotspots in the circuits and much more effective way Genetic Algorithm is used obtain better optimization techniques
 M. Tang and X. Yao, "A Memetic Algorithm for VLSI Floorplanning," in IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics), vol. 37, no. 1, pp. 62-69, Feb. 2017
 Chang-Tzu Lin, De-Sheng Chen, Yiwen. Wang ,â€An Efficient Genetic Algorithm for Slicing Floorplan Area Optimization,â€ Proceedings of the International Symposium on Circuits And Systems, pp. 879-882, 2016.
 Valenzuela C.L. and Wang P.Y., â€VLSI placement and area optimization Valenzuela C.L. and Wang P.Y., â€VLSI placement and area optimization using a genetic algorithm to breed normalized postfix expressions,â€ IEEE Transactions on Evolutionary Computation, pp. 390â€“401, 2017
 R. B. Singh, A. S. Baghel and A. Agarwal, "A review on VLSI floorplanning optimization using metaheuristic algorithms," 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, 2016, pp. 4198-4202
 B. Gwee and M. Lim, â€œA GA with heuristic based decode for IC floor planning,â€ ,â€ Proceedings of the International Symposium on Circuits And Systems, VLSI J., vol. 28, no. 2, pp. 157â€“172, 2013
 P. Moscato, â€œOn evolution, search, optimization, genetic algorithms a Towards memetic algorithms,â€ International Conference on Electrical, Electronics, and Optimization Techniques .,Pasadena, Tech. Rep. 826, 2017
 S. Nag and K. Chaudhary, â€œPost-Placement ResidualOverlap Removal with Minimal Movementâ€, Transactions on Systems, Man, and Cybernetics, pp. 581-586, 2018
 H. Murata, K. Fujiyoshi, S. Nakatake and Y. Kajitani,â€œVLSI module placement based on rectangle-packing by the sequence pairâ€, IEEE Transactions on Evolutionary Computation. on CAD, vol 15(12), pp.1518-1524, 2015
 Isao Tazawa, Seiichi Koakutsu, and Hironori Hirata, â€œAn Immunity based Genetic Algorithm and its Application to the VLSI Floorplan Design Problem,â€ Proceedings of IEEE International Conference on Evolutionary Computation, pp. 417 â€“421, 2018.
 Ho, and X.-I. Chang, â€œAn efficient generalized multiobjective evolutionary algorithm,â€ Proceedings of the Genetic and Evolutionary Computation Conference, pp. 871-878, 2014.
 Yun-Chih Chang; Yao-Wen Chang; Guang-Ming Wu; Shu-Wei Wu,â€œB*-trees: A New
 Representation for Non-slicing Floorplans,â€ Proceedings of the Design Automation Conference, pp. 458 â€“463, 2000.
 D. F. Wong, and C. L. Liu, â€œA New Algorithm for Floorplan Design,â€ Proceedings of the Design Automation Conference, pp.101â€“107, 2016.
 Valenzuela C.L. and Wang P.Y., â€VLSI placement and area optimization using a genetic algorithm to breed normalized postfix expressions,â€ IEEE Transactions on Evolutionary Computation, pp. 390â€“401, 2017.
 Chang-Tzu Lin, De-Sheng Chen, Yiwen.Wang, â€An Efficient Genetic Algorithm for Slicing Floorplan Area Optimization,â€ Proceedings of the International Symposium on Circuits And Systems, pp. 879-882, 2014.
 E.K. Burke and G. Kendall, "Evaluation of Two Dimensional Bin Packing Problem using the No Fit Polygon", Proceedings of the 26th International Conference on Computers and Industrial Engineering, Melbourne, Australighjjna, 15-17 December 2015, pp 286-291
 Dr. AntoBennet, M, Sankar Babu G, Suresh R, Mohammed Sulaiman S, Sheriff M, Janakiraman G ,Natarajan S, â€œDesign & Testing of Tcam Faults Using TH Algorithmâ€, Middle-East Journal of Scientific Research 23(08): 1921-1929, August 2015 .
 Dr. AntoBennet, M â€œPower Optimization Techniques for sequential elements using pulse triggered flipflopsâ€, International Journal of Computer & Modern Technology , Issue 01 ,Volume01 ,pp 29-40, June 2015.
 Dr. AntoBennet, M,Manimaraboopathy M,P. Maragathavalli P,Dinesh Kumar T R, â€œLow Complexity Multiplier For Gf(2m) Based All One Polynomialâ€, Middle-East Journal of Scientific Research 21 (11): 2064-2071, October 2014.