Emerging trends in the developments of low power design technique

  • Authors

    • Dimov Stojce Ilcev Durban University of Technology (DUT)
    2020-09-30
    https://doi.org/10.14419/ijet.v9i3.31056
  • VLSI, CMOS, CoC, RTL, GDSII, TTL, PMOS, NMOS, ICG, MOSFET.

  • In this paper is introduced a low power design technique for developing more reliable, functional, and more cost-effective handheld cellular telephones, portable computers, and peripherals. The portability requirements of handheld computers and other portable devices have placed tremendous pressure on electronic equipment designers, who need to deal with restrictions in the size of electronic units and power consumption. Even though battery technology is continuously improving, including reduced power consumption of processors and displays, extensive and continuous use of network services aggravates these issues. Now the onus is on the research and industrial communities to extend battery life and reduce weight. Equally, research on new techniques and technologies continues, to carefully manage energy consumption in mobile devices, while still providing continuous and fast connections to services and applications. This paper also discusses the novel trends in the developments and advancements in the area of low power Very Large Scale Integration (VLSI) design, dynamic power dissipation static power loss in Complementary Metal Oxide Semiconductor (CMOS), and advanced low power technique. Though low power as a well-established domain that undergone lots of developments from transistor sizing, process shrinkage, voltage scaling, clock gating, etc., to adiabatic logic are elaborated.

     

     

  • References

    1. [1] Stump H., A Practical Guide to Low-Power Design, Power Forward low-Power Design Summit, San Jose, 2005.

      [2] Panic G., Low Power Design Techniques, Presentation, Fakultet TehniÄkih Nauka, Cacak, Serbia, 2016.

      [3] Chandrakasan A., Basics of Low Power Circuit and Logic Design, Massachusetts Institute of Technology, MA, 1997.

      [4] Livramento V.S., Low Power Techniques for SoC Design, Federal University of Santa Catarina, Florianopolis, 2014.

      [5] Rabaey J. M. & Pedram M., Low Power Design Methodologies, Springer, Boston, 1996. https://doi.org/10.1007/978-1-4615-2307-9.

      [6] Yorav K., The Challenges of Low Power Design, IBM Corporation, New York, 2008.

      [7] LNI, Low Power Design Techniques, Lecture Notes in Informatics, Informatik, Bonn, 2015

      [8] Sivakumar1 R. & Jothi1 D., Recent Trends in Low Power VLSI Design, Department of ECE, RMK Engineering College, Tamilnadu, India. 2014.

      [9] Kahng A.B., A Roadmap for Low-Power Design - Trends, Technology, Tools, UCSD CSE and ECE Departments, San Diego, 2015.

      [10] Kang S.M, Elements of Low Power Design for Integrated Systems, University of California, Santa Cruz, 2003. https://doi.org/10.1145/871506.871558.

      [11] Dalia E.D., Techniques of Low Power Digital Design: A Survey, Dalhousie University, Halifax, Canada, 2018.

      [12] Li J.F., Low-Power VLSI Designâ€, Advanced Reliable Systems (ARES) Lab., Department of Electrical Engineering, National Central University, Jhongli, Taiwan, 2017.

      [13] Benini L., Micheli G.D. & Macii E., Designing Low-Power Circuits, Universita di Bologna, Bolgnia, 2001. https://doi.org/10.1109/7384.928306.

      [14] Dananjaya M., Low Power VLSI Design, The University of Edinburgh, Edinburgh, Texas, 2015.

      [15] Masselos K., Low Power Design, Department of EEE, Imperial College, London, 2018.

      [16] Rabaey J., Low Power Design Methodologies and Flows, Springer, Boston, 2009. https://doi.org/10.1007/978-0-387-71713-5.

      [17] Truechip, Low Power Design Technique, Verification IP Specialists, New Delhi, India, 2020.

      [18] Shearer F., Power Management in Mobile Devices, Elsevier, Oxford, 2008.

      [19] Massoud P.M., Low Power Design - Methodologies and Techniques, An Overview, Department of EE - Systems, University of Southern California, Los Angeles CA 90064, 2017.

      [20] Farid N.N., Low Power VlSI Design and Technology, World Scientific, Beijing 2020

      [21] Li J.F. Low-Power VLSI Design, National Central University Jhongli, Taiwan, 2018.

      [22] Raj N., Singh A.K. & Gupta A.K., Low Power Circuit Design Techniques: A Survey, International Journal of Computer Theory and Engineering, Singapore, 2015. https://doi.org/10.7763/IJCTE.2015.V7.951.

  • Downloads

  • How to Cite

    Stojce Ilcev, D. (2020). Emerging trends in the developments of low power design technique. International Journal of Engineering & Technology, 9(3), 812-819. https://doi.org/10.14419/ijet.v9i3.31056