Low Power and High Speed D-Latch Circuit Designs Based on Carbon Nanotube FET

  • Authors

    • Neda Talebipoor electronic engineering department,IA University,science and research branch branch,kerman,iran;
    • Peiman Keshavarzian head of computer engineering department,IA University,kerman branch,kerman,iran;
    • Behzad Irannejad
    2012-11-16
    https://doi.org/10.14419/ijet.v2i1.483

  • Abstract

    In this paper we propose low power and high speed D-latche circuits base on carbon nanotube field effect transistor. D-latches are the important state-holding elements and systems performance enhancement will be achieved by improving the flip-flop latches structure. The circuit designs are simulated by Hspice .In this paper the consumption result of the circuit parameters such as delay, power and PDP for our three different D-latch circuit design in various voltages and different temperatures.

  • Downloads

  • How to Cite

    Talebipoor, N., Keshavarzian, P., & Irannejad, B. (2012). Low Power and High Speed D-Latch Circuit Designs Based on Carbon Nanotube FET. International Journal of Engineering & Technology, 2(1), 12-16. https://doi.org/10.14419/ijet.v2i1.483

    Received date: 2012-09-24

    Accepted date: 2012-10-06

    Published date: 2012-11-16