An efficient high speed, high frequency domino-logic based circuit

  • Authors

    • Mahdi Zare Department of Electronic Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran
    • Hossein Manouchehrpour Department of Electronic Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran
    • Ahmad Esmaeilkhah Department of Electronic Engineering, Shahr-e-Qods Branch, Islamic Azad University, Tehran, Iran
    2018-03-04
    https://doi.org/10.14419/ijet.v7i2.8219
  • VLSI, Domino Logic, Power, Delay, PDP.

  • Abstract

    As the Very Large-Scale Integration (VLSI) techniques are mostly focused on high-speed and low power consumption circuits, various techniques and technologies were investigated to gain these two precious goals. Domino-logic is one of the circuits which is regarded to have high speed, high frequency and low power consumption. This work proposes a Domini logic circuit which has improved PDP compare to the previous one. The suggested circuit was simulated and the attained results show a considerable improvement in circuit’s speed in respect with its ancestor. The PDP of the circuit in 90 nm, biased at 1V, has been calculated as 53% approximately improvement. This improvement for PDP in 65 nm, 45 nm and 32 nm are 48%, 47% and 51% respectively.  

  • References

    1. [1] Kursun. V., “Low swing dual threshold voltage domino logic,†in Proc. ACM/SIGDA Great Lakes Symp. VLSI, (April 2002), pp.47-52.

      [2] Ding. L., Mazumder. P., “On Circuit Techniques to Improve Noise Immunity of CMOS Dynamic Logic,†IEEE Transactions on Circuits and Systems, Vol.12, Issue. 9, (2004 ), pp.910 - 925.

      [3] Kursun, “Leakage power characteristics of dynamic circuits in nanometer CMOS Technologies,†IEEE transactions on circuits and system, Vol.53, No.8, (2006), p. 692-696.

      [4] Frustaci. F., Corsonello. P., Cocorullo G., “A new noise-tolerant dynamic logic circuit design,†IEEE Ph.D. Research in Microelectronics and Electronics, PRIME 2007, Bordeaux, France, (2007), pp. 61–64.

      [5] Frustaci, “Low power process Invariant keeper for high speed dynamic logic circuits,†IEEE Circuits and systems International Symposium on, (2008), pp.1668-1671.

      [6] Frustaci, “Low power split-path data-driven dynamic logic,†IET Circuits Devices System, vol. 3, no. 6, (2009), pp. 303–312.

      [7] Alioto. M, “A simple circuit approach of reduce delay variations in domino logic gates,†IEEE Transactions on circuits and systems, Vol.59, Issue.10, (2012 ), pp.2292 – 2300.

      [8] Preetisuda, “A low power circuit techniques for Domino CMOS Logic,†IEEE intelligent systems and signal processing 2013 International Conference on, (2013), pp.256-261.

      [9] Shiksha, “ High speed Domino Logic for improved performance,†IEEE Engineering and systems, (2014), pp.59-64

      [10] Sang-yun, “ Small-swing domino logic based on twist-connected transistors,†IEEE Electronics letters, (2014), pp.1054-1056

      [11] Kamal Kant Kashyap, “ CMOS Domino Logic Circuit for High Speed Prformance,†International Conference on Emerging Trends in Mechanical and Electrical Engineering, (2014), pp.59-64.

      [12] Arun Prasath, “ Design and Simulation of low leakage high sped domino logic circuit using current mirror,†International Journal of Emerging Technology in computer Science & Electronics, (2016), pp.197-202

  • Downloads

  • How to Cite

    Zare, M., Manouchehrpour, H., & Esmaeilkhah, A. (2018). An efficient high speed, high frequency domino-logic based circuit. International Journal of Engineering & Technology, 7(2), 252-255. https://doi.org/10.14419/ijet.v7i2.8219

    Received date: 2017-08-11

    Accepted date: 2018-01-30

    Published date: 2018-03-04